EEWORLDEEWORLDEEWORLD

Part Number

Search

531NA521M000DGR

Description
LVDS Output Clock Oscillator, 521MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531NA521M000DGR Overview

LVDS Output Clock Oscillator, 521MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NA521M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency521 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
【Project source code】 SoC FPGA JTAG circuit design points
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...
小梅哥 FPGA/CPLD
MSP432 Launchpad group purchase (test version chip) 33 yuan (excluding shipping), [sold out]!
[size=4][color=#ff0000][b]Purchase link[/b]: [url=https://item.taobao.com/item.htm?_u=jmfai4bfd63&id=526387172468]https://item.taobao.com/item.htm?_u=jmfai4bfd63&id=526387172468[/url][/color][/size][s...
maylove Microcontroller MCU
How to debug C source program locally with windbg
My source path and symbol path are already set, but I don't know how to call out the source program. I open it directly from the menu->file, but I can't debug it. I hope someone who knows can tell me ...
jielii Embedded System
What are the functions of the two transistors Q3 and Q4 in the figure?
I disassembled a vehicle inspection device, and a part of the circuit schematic is shown in the figure. I don't know what the functions of Q3 and Q4 are? Please advise...
qrnuyangfu Integrated technical exchanges
Sincerely seeking marriage (looking for single male engineers born between 1980 and 1987)----Location: Xi'an, Shaanxi
Sincerely seeking marriage: female, born in the 1980s, unmarried, height 164 cm, master's degree, native of Baoji, Shaanxi, working in Xi'an, electronic technology RD engineer, good-looking, kind and ...
JennyskySharry Talking
Temperature measurement system based on DSP and DS18B20
DS P ~ il DS 1 8 B20 The Temperature Measurement System Based on TMS320LF2407A and DS18B20 (Shanghai University of Technology) CUI Wei XU Genlin CUI W EI XU G; ENLIN Abstract: This paper briefly intro...
sdjntl DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 209  1682  994  2876  2551  5  34  20  58  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号