530RB138M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530RB138M000DG

530RB138M000DG: DescriptionLVPECL Output Clock Oscillator, 138MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RB138M000DG Overview

LVPECL Output Clock Oscillator, 138MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RB138M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	138 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Acousto-optic digital level detector circuit diagram

Energy-saving motorcycle rectifier regulator circuit diagram

Internal wiring of single-phase AC intelligent control module

Electric mouse trap circuit

Simple constant current source

820e computer motherboard circuit diagram_68

Seriously, has anyone ever encountered a stock out situation?: I just want to organize an article about out-of-stock situations. If anyone has encountered this, please contact me....; 凯哥 Talking

DMA1ADC1 and TIM4CH1 conflict?: I just thought the AD was burned out, so I re-G'd the project and found that it was fine. I came back to look for it and found that it was a conflict between the two inputs of 1 channel on DMA1. The p...; ustc2005 stm32/stm8

Discuss the pros and cons of macros. Welcome to discuss: I saw a post called "Macro Definition Learning Notes". Many people, whether they understand it or not, gave me a thumbs up. I have some thoughts, so I want to share my thoughts for everyone to discuss...; gina Embedded System

Some Problems in PCB Circuit Design and Production: [b][size=3]Avoid vias being too close to SMT pads[/size][color=#666666]If the vias are not covered with oil, and we make the vias too close to the pads of the SMT components during layout, the solder ...; ohahaha PCB Design

Getting Started with the Stellaris LaunchPad- Chapter 9: [media=swf,700,475]http://www.tudou.com/v/btUJiNgalWk/&rpid=106547959&resourceId=106547959_04_05_99/v.swf[/media]...; qinkaiabc Microcontroller MCU

How to define a section in a C program in IAR and initialize the segment in icf: How to define a section in C program in IAR, and initialize the section in icfFor example, I want to define a section in IAR's C program, and this section has only one functionThen I want to initializ...; searchaben stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components