EEWORLDEEWORLDEEWORLD

Part Number

Search

530RB172M000DGR

Description
LVPECL Output Clock Oscillator, 172MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530RB172M000DGR Overview

LVPECL Output Clock Oscillator, 172MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RB172M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency172 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Upgrading bootloader failed, check the short-circuit interfaces and study again
Continuing from the previous post, KW41Z's Best Partner - [NXP Kinetis MCU] - Electronic Engineering World Forum [url]https://bbs.eeworld.com.cn/thread-529560-1-1.html[/url] According to Freescale's u...
suoma NXP MCU
Can I add components to the vxsim simulation environment? How to configure vxworks
How to include INCLUDE_POSIX_SCHED when using POSIX functions in vxsim simulation environment? If the project (downloadable) is not selected, can the project not select component configuration? Is the...
taoym101 Real-time operating system RTOS
How to understand "everything is a file"? Answer from the perspective of the application layer and the driver layer.
Dear experts, how do you understand "everything is a file"? Please answer from the perspective of the application layer and the driver layer....
zhengjiewen Linux and Android
[Design Tools] This document introduces the FPGA operation steps for a certain function using ISE10.1
The document introduces the steps of using ISE10.1 to perform FPGA operations for a certain function, including the steps of creating a new document, synthesis, functional simulation, compilation and ...
GONGHCU FPGA/CPLD
The LPC2138 P1 port connected to the 1602 LCD simulation in Pretous cannot display! !
I am building a virtual simulation platform in Proteus. When using LM1602, the sent data cannot be displayed normally. I have successfully used the same code in the P0 port of LPC2106. Because there a...
chengchuanqing Embedded System
After the layer is locked, Blt returns DDERR_SURFACEBUSY. Who returns it?
Is there any lock when executing Blt? If yes, where is it added? There is no lock in HalBlt. When the layer is locked, the Blt operation directly returns DDERR_SURFACEBUSY without entering HalBlt oper...
friday505 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1633  1370  1796  1236  2401  33  28  37  25  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号