531QC584M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531QC584M000DG

531QC584M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 584MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531QC584M000DG Overview

CMOS/TTL Output Clock Oscillator, 584MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QC584M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	584 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Philips 170B LCD monitor inverter circuit

IC801 internal circuit diagram

555 inductor energy storage switching boost power supply circuit

Differential capacitor pulse width modulation circuit

Ringback signal detection circuit

Voltage regulation circuit using high frequency field effect transistors

Questions about the use of FSM+MLC: How to determine the output of a decision tree in FSM? Suppose the decision tree outputs 0, 1, and 2, how to separate the three states one by one?...; 12377706 MEMS sensors

How to compile iperf under vs2005: I am going to test the network performance, and I downloaded the Iperf source code. I want to use it on the ARMV4I wince 6.0 platform, but I don't know how to compile it under VS2005. The SDK of the b...; ysc_54188 Embedded System

On the selection of bootstrap capacitor for IR2110: I am debugging a drive circuit for a three-phase 6-way MOSFET. I am using IR2110, but it is difficult to choose the bootstrap capacitor. The circuit board is also hand-welded, so the routing is not as...; 郑小气聋子 Analog electronics

msp430 serial port receiving debugging: 1. Serial port debugging error When configuring the serial port reception, you need to enable the general interrupt (__enable_interrupt();), not just the serial port reception interrupt. [cpp] view pl...; Aguilera Microcontroller MCU

Dear experts, I am a beginner and have a question about dsp/bios.: [size=6][color=red]The bios is first initialized in main, then bios_start is started to enter the bios. How does the bios run after it is started? Does it run the clock clk first, or the hardware inte...; liushilong110 DSP and ARM Processors

[Review of TI live broadcast on March 1, 2018] TI Bluetooth and Alibaba Cloud IoT iLOP (including video, PPT, QA, etc.): [font=微软雅黑][size=3][b]Live broadcast date: [/b]March 1, 2018[/size][/font] [font=微软雅黑][size=3][b]Live broadcast theme: [/b]The perfect combination of TI low-power Bluetooth technology and Alibaba Clou...; EEWORLD社区 TI Technology Forum

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components