530GA91M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530GA91M0000DG

530GA91M0000DG: DescriptionCMOS Output Clock Oscillator, 91MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530GA91M0000DG Overview

CMOS Output Clock Oscillator, 91MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530GA91M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	91 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Phase sensitive rectifier circuit

Grain moisture detection circuit

Automatic referee land battle chess circuit

TPS92310 high power LED driver TPS92310 block diagram

TSG2608 lighting remote control encoding and decoding circuit diagram

Huahong CDR30LB-CDR150WB electric water heater circuit diagram

Suspend Issue in CE6: 1. Hive-based registry will call RegFlushKey when suspending. I want to know which module and in which specific step RegFlushKey is called. 2. According to the normal process of suspending, the follow...; pangxie Embedded System

Asking for advice on the AD2S80 chip used in the circular induction synchronizer digital display system: I am working on a digital display system for a circular induction synchronizer and plan to use the AD2S80 chip. I don't quite understand how the interface between it and the microcontroller works. If ...; slevin Embedded System

[Serial] [ALIENTEK Battleship STM32 Development Board] STM32 Development Guide--Chapter 15 Input Capture Experiment: [align=center][size=4]Chapter 15[/size][size=4]Input Capture Experiment[/size][/align][align=left]In the previous chapter, we introduced the use of STM32's general-purpose timer as PWM output. In this...; 正点原子 stm32/stm8

ise10 and 11 universal crack: :) As the title suggests, you can use cracking for research that does not involve business. It is convenient...; denis22380978 FPGA/CPLD

Schematic diagram of single and double conversion of several power supplies: At the invitation of a friend, I would like to send you some drawings of power supply single and double conversion, in PROTEL99SE format and JPG format....; 西门 Power technology

LM3S811 development board study notes --- using openocd (based on mingw) to debug the LM3S811 development board environment: I received the LM3S811 development board from the website, and I can't let it go to waste. I develop mostly in the Linux environment, and I'm not very familiar with the environments such as Keil and I...; jordonwu Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components