74H106FCQR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> 74H106FCQR

74H106FCQR: DescriptionJ-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDFP16,; Categorylogic; File Size120KB，2 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

74H106FCQR Overview

J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDFP16,

74H106FCQR Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Fairchild
package instruction	DFP, FL16,.3
Reach Compliance Code	compliant
JESD-30 code	R-XDFP-F16
JESD-609 code	e0
Logic integrated circuit type	J-K FLIP-FLOP
Humidity sensitivity level	2A
Number of functions	2
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC
encapsulated code	DFP
Encapsulate equivalent code	FL16,.3
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	250
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
Trigger type	NEGATIVE EDGE
Base Number Matches	1

Preview

Download Datasheet

View All

74H106FCQR Related Products

	74H106FCQR	74H106FCQM	74H106PCQM	74H106PCQR
Description	J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDFP16,	J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDFP16,	J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, PDIP16,	J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, PDIP16,
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible
package instruction	DFP, FL16,.3	DFP, FL16,.3	DIP, DIP16,.3	DIP, DIP16,.3
Reach Compliance Code	compliant	compliant	compliant	compliant
JESD-30 code	R-XDFP-F16	R-XDFP-F16	R-PDIP-T16	R-PDIP-T16
JESD-609 code	e0	e0	e0	e0
Logic integrated circuit type	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP
Humidity sensitivity level	2A	2A	2A	2A
Number of functions	2	2	2	2
Number of terminals	16	16	16	16
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C
Package body material	CERAMIC	CERAMIC	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DFP	DFP	DIP	DIP
Encapsulate equivalent code	FL16,.3	FL16,.3	DIP16,.3	DIP16,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	FLATPACK	IN-LINE	IN-LINE
Peak Reflow Temperature (Celsius)	250	250	250	250
surface mount	YES	YES	NO	NO
technology	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	FLAT	FLAT	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	1.27 mm	1.27 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	30	30	30
Trigger type	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE
Base Number Matches	1	1	1	1

Recommended Resources

Towel machine fault detection circuit

Triac two-tone dimmer (2)

Synchronous delayed dual clock circuit

Interface circuit between CMOS and ECL

OPC circuit

Internal circuit and pin arrangement of LS7232

WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...): WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...)...; lisheng053758 Embedded System

About DS-5 debugging bare board FPGA: According to Section 7.4 of the DE1-SOC training material, to light up the FPGA LED, you need to go through the following steps:alt_fpga_control_enable() , allow the HPS to control the FPGA;alt_fpga_c...; guorui200901 FPGA/CPLD

VHDL frequency division: My crystal is 50M, and after PLL division, there is still 10M. I want to make a clock now, that is, to get a 1HZ signal. That is difficult. I wrote several processes and divided it three times, but I ...; wenhuawu FPGA/CPLD

[ESP32-Audio-Kit Audio Development Board] - 4: Run "esp-adf" build on Ubuntu 20.04: [i=s]This post was last edited by MianQi on 2021-10-7 21:51[/i]Things to note and set up include: 1. Download-unzip " esp-idf-v4.2.2.zip" (https://github.com/espressif/esp-idf/releases/tag/v4.2.2) (ht...; MianQi RF/Wirelessly

at91rm9200 u-boot burning problem: I want at91rm9200 to boot from flash. I see the partition table. I need to burn boot.bin, u-boot.gz, uImage, and finally the u-boot environment variables. Where can I find the boot.bin and environment...; lijiamin11 Embedded System

Why is serial faster than parallel?: Last week we sent out a 32G USB flash drive in an event. People also shared their comparison of the transmission speed of this USB flash drive on the forum. Some people questioned that USB only relies...; eric_wang Integrated technical exchanges

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components