EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT71V416VS15PHG

Description
Standard SRAM, 256KX16, 15ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
Categorystorage   
File Size490KB,9 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric View All

IDT71V416VS15PHG Overview

Standard SRAM, 256KX16, 15ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44

IDT71V416VS15PHG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeTSOP2
package instruction0.400 INCH, TSOP2-44
Contacts44
Reach Compliance Codeunknown
ECCN code3A991.B.2.A
Maximum access time15 ns
I/O typeCOMMON
JESD-30 codeR-PDSO-G44
JESD-609 codee3
length18.41 mm
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width16
Humidity sensitivity level3
Number of functions1
Number of terminals44
word count262144 words
character code256000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256KX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP44,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.02 A
Minimum standby current3 V
Maximum slew rate0.17 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width10.16 mm
Base Number Matches1
3.3V CMOS Static RAM
4 Meg (256K x 16-Bit)
Features
256K x 16 advanced high-speed CMOS Static RAM
JEDEC Center Power / GND pinout for reduced noise.
Equal access and cycle times
– Commercial and Industrial: 10/12/15ns
One Chip Select plus one Output Enable pin
Bidirectional data inputs and outputs directly
LVTTL-compatible
Low power consumption via chip deselect
Upper and Lower Byte Enable Pins
Single 3.3V power supply
Available in 44-pin, 400 mil plastic SOJ package and a 44-
pin, 400 mil TSOP Type II package and a 48 ball grid array,
9mm x 9mm package.
IDT71V416VS
IDT71V416VL
Description
The IDT71V416 is a 4,194,304-bit high-speed Static RAM organized
as 256K x 16. It is fabricated using IDT’s high-perfomance, high-reliability
CMOS technology. This state-of-the-art technology, combined with inno-
vative circuit design techniques, provides a cost-effective solution for high-
speed memory needs.
The IDT71V416 has an output enable pin which operates as fast as
5ns, with address access times as fast as 10ns. All bidirectional inputs and
outputs of the IDT71V416 are LVTTL-compatible and operation is from a
single 3.3V supply. Fully static asynchronous circuitry is used, requiring
no clocks or refresh for operation.
The IDT71V416 is packaged in a 44-pin, 400 mil Plastic SOJ and a
44-pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x
9mm package.
Functional Block Diagram
Output
Enable
Buffer
OE
A0 - A17
Address
Buffers
Row / Column
Decoders
8
Chip
Select
Buffer
8
Sense
Amps
and
Write
Drivers
High
Byte
Output
Buffer
High
Byte
Write
Buffer
8
I/O 15
CS
8
I/O 8
4,194,304-bit
Memory
Array
WE
Write
Enable
Buffer
16
8
Low
Byte
Output
Buffer
Low
Byte
Write
Buffer
8
I/O 7
8
8
I/O 0
BHE
Byte
Enable
Buffers
BLE
6478 drw 01
OCTOBER 2008
1
©2004 Integrated Device Technology, Inc.
DSC-6478/00
Why does the value of count in stm32 timer not change?
void TIM3_IRQHandler(void) //TIM3 register { extern uint8_t count; if (TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET) //GetTIM3 register { TIM_ClearITPendingBit(TIM3, TIM_IT_Update ); //GetTIMx regist...
zhuuu stm32/stm8
When using adoce3.1 to develop a database program for wince4.2, where should the adoce-related dlls be placed?
I am using adoce3.1 to develop a database program for wince4.2. Where should I put the adoce-related dll? If I put the dll in the windows directory, it will disappear after I turn off the power. How d...
michael168 Embedded System
Help
As shown in the figure, why do RTCCAIE and RTCRDYIE in the RTCCTL0 register in the RTC module of 5438 have the same functions?...
zzbaizhi Microcontroller MCU
About the collection and separation of serial port data (high score help)
I am currently developing with the SIM300 GPRS module and using a 430 microcontroller. The GPRS module and the microcontroller communicate via the serial port. I encountered a big problem when writing...
叶志红 Embedded System
Briefly describe the thermal interference and resistance of PCB advanced design
Thermal interference is an important factor that must be eliminated in PCB design. Assuming that components generate a certain degree of heat during operation, especially the heat generated by high-po...
ESD技术咨询 PCB Design
Learn TI multi-core DSP simply (4): Boot method of multi-core DSP TMS320C6678 (Part 2)
[table=98%] [tr][td][float=right] [/float] [font=微软雅黑][size=4][color=#0000ff]This article was published by the author on EEworld (bbs.eeworld.com.cn). Please do not reprint without the permission of E...
besk DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2725  237  143  2780  562  55  5  3  56  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号