EEWORLDEEWORLDEEWORLD

Part Number

Search

530EB694M000DGR

Description
LVPECL Output Clock Oscillator, 694MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530EB694M000DGR Overview

LVPECL Output Clock Oscillator, 694MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EB694M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency694 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Design and simulation based on PROTEUS and AVR microcontroller
Design and simulation based on PROTEUS and AVR microcontroller: It contains all the examples in the textbook, I hope everyone can learn together...
haiming627 Microchip MCU
Why does the electrostatic capacitance increase when the capacitor becomes thinner?
[p=30, null, left][font=宋体][font=Verdana][size=4][color=#000000][b]1. The reason why the capacitance increases as the capacitor becomes thinner[/b][/color][/size][/font][/font][/p][p=30, null, left][f...
fish001 Analogue and Mixed Signal
Recruiting MCU development engineers
Job Description1. Bachelor degree or above2. Experience in 51 development, experience in C8051F development is preferred3. Familiar with RS485, CAN, DALI bus development and application is preferred4....
fujianfeng Embedded System
Android driver learning 1-driver development process (Android.mk)
[i=s]This post was last edited by Shi Yu on 2019-8-19 00:10[/i]QQ: 971586331 Software environment: Operating system: Windows 10 IDE version: Android Studio 3.4.2 JAVA version: jdk-8u221-windows-x64 ND...
石玉 Linux and Android
[FPGA Learning Series-How to Convert SOF to JIC]
Because different versions of QUARTUS II may have slightly different interfaces, I will not take screenshots to demonstrate. I will only talk about the operation steps: 1. Generate a .sof file contain...
白丁 FPGA/CPLD
MSP430 clock problem
After the microcontroller is powered on, if the clock system is not set, the default 800 kHz DCOCLK is used as the clock source of MCLK and SMCLK . LFXT1 is connected to a 32768 Hz crystal and works i...
Aguilera Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1323  17  1745  274  1104  27  1  36  6  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号