EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9662101TCC

Description
4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDIP14, SIDE BRAZED, CERAMIC, DIP-14
Categorylogic   
File Size30KB,3 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric Compare View All

5962R9662101TCC Overview

4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDIP14, SIDE BRAZED, CERAMIC, DIP-14

5962R9662101TCC Parametric

Parameter NameAttribute value
MakerRenesas Electronics Corporation
Parts packaging codeDIP
package instructionDIP, DIP14,.3
Contacts14
Reach Compliance Codeunknown
series4000/14000/40000
JESD-30 codeR-CDIP-T14
JESD-609 codee4
Load capacitance (CL)50 pF
Logic integrated circuit typeNAND GATE
MaximumI(ol)0.00064 A
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5/15 V
Prop。Delay @ Nom-Sup338 ns
Certification statusNot Qualified
Schmitt triggerNO
Filter levelMIL-PRF-38535 Class T
Maximum seat height5.08 mm
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose100k Rad(Si) V
width7.62 mm
Base Number Matches1
CD4011BT
Data Sheet
July 1999
File Number
4620.1
CMOS Quad 2-Input NAND Gate
Intersil’s Satellite Applications Flow
TM
(SAF) devices are fully
tested and guaranteed to 100kRAD total dose. These QML
Class T devices are processed to a standard flow intended
to meet the cost and shorter lead-time needs of large
volume satellite manufacturers, while maintaining a high
level of reliability.
The CD4011BT, Quad 2-Input NAND gate provides the
system designer with direct implementation of the NAND
function and supplements the existing family of CMOS
gates. All inputs and outputs are buffered.
Features
• QML Class T, Per MIL-PRF-38535
• Radiation Performance
- Gamma Dose (γ) 1 x 10
5
RAD(Si)
- SEP Effective LET > 75 MEV/gm/cm
2
• Propagation Delay Time = 60ns (typ.) at CL = 50pF,
V
DD
= 10V
• Buffered Inputs and Outputs
• Standardized Symmetrical Output Characteristics
• 100% Tested for Maximum Quiescent Current at 20V
Specifications
Specifications for Rad Hard QML devices are controlled by
the Defense Supply Center in Columbus (DSCC). The SMD
numbers listed below must be used when ordering.
Detailed Electrical Specifications for the CD4011BT are
contained in SMD 5962-96621.
A “hot-link” is provided from
our website for downloading.
www.intersil.com/quality/manuals.asp
Intersil’s Quality Management Plan (QM Plan), listing all
Class T screening operations, is also available on our
website.
www.intersil.com/quality/manuals.asp
• 5V, 10V and 15V Parametric Ratings
Pinouts
CD4011BT (SBDIP), CDIP2-T14
TOP VIEW
A 1
B 2
J = AB 3
K = CD 4
C 5
D 6
V
SS
7
14 V
DD
13 H
12 G
11 M = GH
10 L = EF
9 E
8 F
Ordering Information
ORDERING
NUMBER
5962R9662101TCC
5962R9662101TXC
PART
NUMBER
CD4011BDTR
CD4011BKTR
TEMP.
RANGE
(
o
C)
-55 to 125
-55 to 125
A
B
J = AB
K = CD
C
D
V
SS
CD4011BT (FLATPACK), CDFP3-F14
TOP VIEW
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
H
G
M = GH
L = EF
E
F
NOTE:
Minimum order quantity for -T is 150 units through
distribution, or 450 units direct.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
www.intersil.com or 407-727-9207
|
Copyright
©
Intersil Corporation 1999

5962R9662101TCC Related Products

5962R9662101TCC CD4011BKTR 5962R9662101TXC CD4011BDTR
Description 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDIP14, SIDE BRAZED, CERAMIC, DIP-14 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDFP14, CERAMIC, DFP-14 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDFP14, CERAMIC, DFP-14 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDIP14, SIDE BRAZED, CERAMIC, DIP-14
Parts packaging code DIP DFP DFP DIP
package instruction DIP, DIP14,.3 DFP, FL14,.3 DFP, FL14,.3 DIP, DIP14,.3
Contacts 14 14 14 14
Reach Compliance Code unknown not_compliant unknown not_compliant
series 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000
JESD-30 code R-CDIP-T14 R-CDFP-F14 R-CDFP-F14 R-CDIP-T14
JESD-609 code e4 e0 e4 e0
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type NAND GATE NAND GATE NAND GATE NAND GATE
MaximumI(ol) 0.00064 A 0.00064 A 0.00064 A 0.00064 A
Number of functions 4 4 4 4
Number of entries 2 2 2 2
Number of terminals 14 14 14 14
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP DFP DFP DIP
Encapsulate equivalent code DIP14,.3 FL14,.3 FL14,.3 DIP14,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE FLATPACK FLATPACK IN-LINE
power supply 5/15 V 5/15 V 5/15 V 5/15 V
Prop。Delay @ Nom-Sup 338 ns 338 ns 338 ns 338 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Schmitt trigger NO NO NO NO
Filter level MIL-PRF-38535 Class T MIL-PRF-38535 Class T MIL-PRF-38535 Class T MIL-PRF-38535 Class T
Maximum seat height 5.08 mm 2.92 mm 2.92 mm 5.08 mm
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V
surface mount NO YES YES NO
technology CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY
Terminal surface GOLD Tin/Lead (Sn/Pb) GOLD Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE FLAT FLAT THROUGH-HOLE
Terminal pitch 2.54 mm 1.27 mm 1.27 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL
total dose 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V
width 7.62 mm 6.285 mm 6.285 mm 7.62 mm
Maker Renesas Electronics Corporation Renesas Electronics Corporation - Renesas Electronics Corporation
Base Number Matches 1 1 1 -
KEYSIGHT Column solution is here, please read more posts
[font=微软雅黑][size=4][font=Verdana][size=2][size=10.5pt][color=RoyalBlue][b][font=微软雅黑][size=5]Challenges and Solutions for Testing Consumer Electronics IoT Devices[/size][/font][/b][/color] [/size][/si...
EEWORLD社区 Integrated technical exchanges
warning: creating output section .vectors without SECTIONS specification
[i=s] This post was last edited by dontium on 2015-1-23 11:33 [/i] My chip is C6414. When I build, there is always a warning saying that .vectors has no specified segment? In the map file, I can see t...
eeszg DSP and ARM Processors
Completely eliminate fingerprint sets. Yaliote teaches you how to identify live fingerprint recognition technology
Recently, a kind of "fingerprint cover" made of silicone material has become popular on the Internet. The manufacturer shouted "Let the unit fingerprint attendance machine become a complete decoration...
xyh_521 Industrial Control Electronics
What's going on? It's so scary.
I usually can’t open web pages, how lucky am I today? It’s so scary! !...
wo4fisher Talking
EEWORLD University ---- LCR series resonant circuit
LCR series resonant circuit : https://training.eeworld.com.cn/course/5352LCR series resonant circuit...
JFET Analog electronics
Please help recommend a book for getting started with driver development!
It's the kind that starts from 0. For example, where to download DDK, what is DDK? How to build a development environment, etc. Thank you!...
ray23 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1664  2141  753  2472  2189  34  44  16  50  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号