530PB159M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530PB159M000DG

530PB159M000DG: DescriptionCMOS Output Clock Oscillator, 159MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530PB159M000DG Overview

CMOS Output Clock Oscillator, 159MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530PB159M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	159 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Grid disconnection alarm circuit diagram

Loopback comparator circuit

Electronic door lock control circuit

Circuit diagram of 5W universal input constant voltage/constant current charger power supply

Circuit that uses indicator light to detect frequency

Four-channel wireless remote control toy car circuit schematic composed of RX-2/TX-2

Looking for the datasheet of rtl8187: If anyone has the datasheet of rtl8187B, please send it to me. I will be very grateful. Thanks li.wencheng2004@gmail.com Thanks...; chenzhongzi Embedded System

I didn't understand it after reading the book. Can you tell me about Timer_A?: When I was looking at Timer_A, I saw an example in the book that said, "Let ACLK = TACLK = 32768Hz, MCLK = SMCLK = DCOCLK = 1.048576MHz, andperiodically invert P5.1 to generate a square wave with a fr...; 林hh Microcontroller MCU

Ask Xiang Bangzhu --- Large page NAND connected to 103ZET6 problem: I changed the program of small page to large page, and it can only read and write one page correctly. The later one doesn't work.The chip is K9F1G08UOA.//Header file FSMC_NAND.H#ifndef __FSMC_NAND_H#d...; chouxiaoya51 stm32/stm8

Digital filter design based on dsp builder: Version: MATLAB2007a QuartusⅡ7.2SP1 dsp builder7.2SP1 I first made a DDS, and the parameters and modules were designed according to the book "Modern DSP Technology", but in the end I didn't get the de...; hfrobot MCU

What do the three color rings on the TOP SOLDER layer mean from inside to outside?: What do the three color rings (1), (2), and (3) on the TOP SOLDER layer of a PAD (as shown in the figure below) mean? Isn't the solder layer used to make steel mesh? Isn't one color ring enough? Why d...; 一沙一世 stm32/stm8

I would like to ask an expert, how can I remove the solder layer on the pad and expose the copper skin?: I would like to ask an expert, when using AD to draw a PCB board, how should I set it up to remove the solder layer on the pad and expose the copper skin?...; wendong0825 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components