EEWORLDEEWORLDEEWORLD

Part Number

Search

849N202CKI-DDDLF

Description
Clock Generator, 1300MHz, CMOS, 6 X 6 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VJJD-2/-5, VFQFN-40
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size870KB,2 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

849N202CKI-DDDLF Overview

Clock Generator, 1300MHz, CMOS, 6 X 6 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VJJD-2/-5, VFQFN-40

849N202CKI-DDDLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeQFN
package instructionHVQCCN,
Contacts40
Reach Compliance Codecompliant
ECCN codeEAR99
Is SamacsysN
Other featuresALSO OPERATES AT 3.3 V SUPPLY
JESD-30 codeS-XQCC-N40
length6 mm
Number of terminals40
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency1300 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Master clock/crystal nominal frequency710 MHz
Certification statusNot Qualified
Maximum seat height1 mm
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width6 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
Integrated DeviceTechnology
Integrated DeviceTechnology
FemtoClock
®
NG
Universal Frequency Translators
Addressing the Frequency Translation and Jitter
Attenuation Needs of the Most Demanding Applications
POWER MANAGEMENT | ANALOG & RF | INTERFACE & CONNECTIVITY |
CLOCKS & TIMING
| MEMORY & LOGIC | TOUCH & USER INTERFACE | VIDEO & DISPLAY | AUDIO
FUNCTIONS
IDT FemtoClock
®
NG Universal Frequency
Translator products offer:
• Frequency synthesis
• High-bandwidth frequency translation
• Low-bandwidth frequency translation
and jitter attenuation
BENEFITS AND FEATURES
• Fully programmable clock source
• Any frequency in to any frequency out
• Input frequency range: 8 kHz to 710 MHz
• Output frequency range: 1 MHz to 1300 MHz
• Two clock inputs with automatic hitless switching
• Two outputs, supporting single-ended, LVPECL
or LVDS levels
• On-die non-volatile memory allows device to
be fully functional at power-up without requiring
complicated user programming
• Very low RMS jitter on all outputs
• I
2
C programming interface
• -40˚C to +85˚C temperature range
• 40-Lead VFQFN package, 6x6 mm
• Available in Lead-Free (RoHS 6) package
TARGET APPLICATIONS
• Communication and wireless systems
• ADC clocking
• Industrial automation
• Video and image processing systems
• Medical devices
• Test and instrumentation
• Serial RapidIO 1.3 and 2.0
• Jitter attenuation
• Phase-noise sensitive applications
• Enterprise Networking
Description
IDT FemtoClock
®
NG Universal Frequency Translators (UFT) cover all your frequency synthesis
and translation needs. As a frequency synthesizer, a low-cost, readily-available fundamental-
mode crystal can be used to generate any output frequency from 1MHz to 1.3GHz. The internal
architecture of the device allows any frequency of crystal from 16MHz to 40MHz to be used re-
gardless of the frequency desired.
As a frequency translator, this family of devices accepts 1 or 2 input reference clocks from 8 kHz
to 710 MHz, switching between them as necessary and generates any output frequency from
1 MHz to 1.3 GHz with no frequency translation error in most cases. Two different pin-selectable
configurations may be pre-loaded into the internal One-Time Programmable (OTP) non-volatile
memory for automatic operation directly from power-up, or an I
2
C serial interface can be used to
set the desired configurations.
In addition to a crystal input, the UFT features two clock inputs and provides two copies of the
output frequency. Each output is individually programmable as LVPECL or LVDS. Versions of the
UFT with single-ended outputs are also available. Selection between the two input references
may be performed manually via either pin or register, or it may be performed automatically with
revertive or non-revertive recovery.
Part
Number
Output
Frequency
Range
Input
Frequency
Range
OTP
Configs.
Package and
Temp. Range
Output Style
Xtal
Samples
849N202
849N212
840N202
1 MHz to
1300 MHz
1 MHz to
250 MHz
1 MHz to
250 MHz
2x LVDS/LVPECL
1x LVDS/LVPECL
1x LVCMOS
2x LVCMOS
Fundamental
8 kHz to
710 MHz
2
40 QFN,
-40 to +85˚C
Available
IDT
|
THE ANALOG + DIGITAL COMPANY
FEMTOCLOCK UFT PRODUCT BRIEF
1
What is the maximum capacity of SD card supported by WINCE60 that everyone is using? Why can mine only support 2GB SD card? How can I increase it?
What is the maximum capacity of SD card supported by WINCE60 that everyone is using? Why can mine only support 2GB SD card? How can I increase it?...
fly117 Embedded System
Software Debugging Practice
The Art of Software Debugging mainly describes how to use methods and debugging tools to automatically detect bugs in programs before customers complain. It focuses on the four core links of problem r...
arui1999 Download Centre
2410b+ teaching experiment platform, dnw2410 no echo
I have burned boot.bin to block 0 and EBOOT.nb0 to block 2. I connected dnw2410 and turned on the power. There is no information displayed on dnw2410. I suspect it is a problem with the data cable. Ho...
272464817 Embedded System
Understanding the JESD204B Protocol
Reprinted from: deyisupport Author: Ken C [align=left][color=#000]I have learned a lot about [color=rgb(205, 23, 31)][url=http://www.ti.com/hpa-hsp-dc-awire-jesd204bseries-20140730-hsadc-lp-en]analog-...
maylove Analogue and Mixed Signal
Electronic Design Paper
[i=s]This post was last edited by paulhyde on 2014-9-15 09:23[/i] I’m begging for power supply papers from previous electronic design competitions. Our group would like to refer to them. Mainly, the t...
liuyong1989 Electronics Design Contest
The LM3S8962 development board I bought cannot be debugged and downloaded using IAR+JLINK
Very simple example main program #define HWREG(x) (*((volatile unsigned long *)(x))) #define SYSCTL_BASE 0x400FE000 #define RCGC2 (SYSCTL_BASE + 0x108) #define GPIOA_BASE 0x40004000 #define GPIOA_DATA...
eeleader Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1780  304  74  15  2299  36  7  2  1  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号