7009L20PFG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> 7009L20PFG

7009L20PFG: DescriptionTQFP-100, Tray; Categorystorage; File Size300KB，19 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

7009L20PFG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	7009L20PFG	-	-	View	Buy Now

7009L20PFG Overview

TQFP-100, Tray

7009L20PFG Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	TQFP
package instruction	LFQFP, QFP100,.63SQ,20
Contacts	100
Manufacturer packaging code	PNG100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Samacsys Confidence	3
Samacsys Status	Released
Samacsys PartID	2264406
Samacsys Pin Count	100
Samacsys Part Category	Integrated Circuit
Samacsys Package Category	Quad Flat Packages
Samacsys Footprint Name	70V24S55PFG
Samacsys Released Date	2020-01-24 12:50:26
Is Samacsys	N
Maximum access time	20 ns
I/O type	COMMON
JESD-30 code	S-PQFP-G100
JESD-609 code	e3
length	14 mm
memory density	1048576 bit
Memory IC Type	DUAL-PORT SRAM
memory width	8
Humidity sensitivity level	3
Number of functions	1
Number of ports	2
Number of terminals	100
word count	131072 words
character code	128000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Encapsulate equivalent code	QFP100,.63SQ,20
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.003 A
Minimum standby current	4.5 V
Maximum slew rate	0.3 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

HIGH-SPEED

128K x 8 DUAL-PORT

STATIC RAM

Features

◆

7009L

◆

True Dual-Ported memory cells which allow simultaneous

reads of the same memory location

High-speed access

– Commercial: 15/20ns (max.)

– Industrial: 20ns (max.)

Low-power operation

– IDT7009L

Active: 1W (typ.)

Standby: 1mW (typ.)

Dual chip enables allow for depth expansion without

external logic

IDT7009 easily expands data bus width to 16 bits or

more using the Master/Slave select when cascading more

than one device

◆

M/S = V

for

BUSY

output flag on Master,

M/S = V

for

BUSY

input on Slave

Interrupt Flag

On-chip port arbitration logic

Full on-chip hardware support of semaphore signaling

between ports

Fully asynchronous operation from either port

TTL-compatible, single 5V (±10%) power supply

Available in a 100-pin TQFP

Industrial temperature range (–40°C to +85°C) is available

for selected speeds

Green parts available, see ordering information

Functional Block Diagram

R/W

I/O

0-7L

I/O

Control

I/O

Control

I/O

0-7R

BUSY

16L

(1,2)

BUSY

128Kx8

MEMORY

ARRAY

7009

(1,2)

Address

Decoder

Address

Decoder

16R

R/W

SEM

(2)

INT

ARBITRATION

INTERRUPT

SEMAPHORE

LOGIC

R/W

SEM

(2)

INT

4839 drw 01

M/S

(1)

NOTES:

BUSY

is an input as a Slave (M/S = V

) and an output when it is a Master (M/S = V

BUSY

and

INT

are non-tri-state totem-pole outputs (push-pull).

MAY 2019

DSC-4839/9

7009L20PFG Related Products

	7009L20PFG	7009L20PFGI8	7009L20PFGI	7009L20PFG8	7009L20PFI	7009L15PFG	7009L15PFG8
Description	TQFP-100, Tray	TQFP-100, Reel	TQFP-100, Tray	TQFP-100, Reel	TQFP-100, Tray	TQFP-100, Tray	TQFP-100, Reel
Brand Name	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology
Is it lead-free?	Lead free	Lead free	Lead free	Lead free	Contains lead	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	conform to	conform to	incompatible	conform to	conform to
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	TQFP	TQFP	TQFP	TQFP	TQFP	TQFP	TQFP
package instruction	LFQFP, QFP100,.63SQ,20	LFQFP, QFP100,.63SQ,20	LFQFP, QFP100,.63SQ,20	QFP, QFP100,.63SQ,20	14 X 14 MM, 1.40 MM HEIGHT, TQFP-100	LFQFP, QFP100,.63SQ,20	LFQFP, QFP100,.63SQ,20
Contacts	100	100	100	100	100	100	100
Manufacturer packaging code	PNG100	PNG100	PNG100	PNG100	PN100	PNG100	PNG100
Reach Compliance Code	compliant	compliant	compliant	compliant	not_compliant	compliant	compliant
ECCN code	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A
Maximum access time	20 ns	20 ns	20 ns	20 ns	20 ns	15 ns	15 ns
I/O type	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON
JESD-30 code	S-PQFP-G100	S-PQFP-G100	S-PQFP-G100	S-PQFP-G100	S-PQFP-G100	S-PQFP-G100	S-PQFP-G100
JESD-609 code	e3	e3	e3	e3	e0	e3	e3
memory density	1048576 bit	1048576 bit	1048576 bit	1048576 bit	1048576 bit	1048576 bit	1048576 bit
Memory IC Type	DUAL-PORT SRAM	DUAL-PORT SRAM	DUAL-PORT SRAM	APPLICATION SPECIFIC SRAM	DUAL-PORT SRAM	DUAL-PORT SRAM	DUAL-PORT SRAM
memory width	8	8	8	8	8	8	8
Humidity sensitivity level	3	3	3	3	3	3	3
Number of functions	1	1	1	1	1	1	1
Number of ports	2	2	2	2	2	2	2
Number of terminals	100	100	100	100	100	100	100
word count	131072 words	131072 words	131072 words	131072 words	131072 words	131072 words	131072 words
character code	128000	128000	128000	128000	128000	128000	128000
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Maximum operating temperature	70 °C	85 °C	85 °C	70 °C	85 °C	70 °C	70 °C
organize	128KX8	128KX8	128KX8	128KX8	128KX8	128KX8	128KX8
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LFQFP	LFQFP	LFQFP	QFP	LFQFP	LFQFP	LFQFP
Encapsulate equivalent code	QFP100,.63SQ,20	QFP100,.63SQ,20	QFP100,.63SQ,20	QFP100,.63SQ,20	QFP100,.63SQ,20	QFP100,.63SQ,20	QFP100,.63SQ,20
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
Peak Reflow Temperature (Celsius)	260	260	260	260	240	260	260
power supply	5 V	5 V	5 V	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum standby current	0.003 A	0.006 A	0.006 A	0.003 A	0.006 A	0.003 A	0.003 A
Minimum standby current	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Maximum slew rate	0.3 mA	0.36 mA	0.36 mA	0.3 mA	0.36 mA	0.34 mA	0.34 mA
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Tin/Lead (Sn85Pb15)	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	30	30	30	30	20	30	30
Base Number Matches	1	1	1	1	1	1	1
Samacsys Confidence	3	3	3	3	-	-	-
Samacsys Status	Released	Released	Released	Released	-	-	-
Samacsys PartID	2264406	2264407	2264403	2264409	-	-	-
Samacsys Pin Count	100	100	100	100	-	-	-
Samacsys Part Category	Integrated Circuit	Integrated Circuit	Integrated Circuit	Integrated Circuit	-	-	-
Samacsys Package Category	Quad Flat Packages	Quad Flat Packages	Quad Flat Packages	Quad Flat Packages	-	-	-
Samacsys Footprint Name	70V24S55PFG	70V24S55PFG	70V24S55PFG	70V24S55PFG	-	-	-
Samacsys Released Date	2020-01-24 12:50:26	2020-01-24 12:50:26	2020-01-24 12:50:26	2020-01-24 12:50:26	-	-	-
Is Samacsys	N	N	N	N	-	-	-
length	14 mm	14 mm	14 mm	-	14 mm	14 mm	14 mm
Maximum seat height	1.6 mm	1.6 mm	1.6 mm	-	1.6 mm	1.6 mm	1.6 mm
width	14 mm	14 mm	14 mm	-	14 mm	14 mm	14 mm

Recommended Resources

Transistor five-segment equalization circuit three

Application circuit of LM1876

Three-phase motor forward and reverse control substitution circuit

Half o'clock chime circuit e

0～20V regulated power supply circuit

Inductor split push-pull commutation soft switching circuit

The difference between gpio_dir and gpio_pull: As the title says, I know what they mean, but how do I tell the difference between them?...; pandy23 Linux and Android

There is a problem when EDK generates bitstream, please help me~: I am a novice and am currently learning embedded development using XILINX FPGA. I installed ISE and EDK8.2 yesterday. When running the program, I found that the first simplest experiment, update bitst...; liuada001 FPGA/CPLD

【Low power consumption】FPAG low power consumption technology: English information...; ddllxxrr FPGA/CPLD

Open-loop gain of an operational amplifier: [align=left][font=Verdana][size=3][color=#000000][b]Open-Loop Gain[/b][/color][/size][/font][/align][align=left][font=Verdana][size=3][color=#000000] The open-loop voltage gain (usually called AVOL, s...; fish001 Analogue and Mixed Signal

Has anyone studied ptpd, the one in 1588?: I don't quite understand the enet-ptpd routine. How can I set the 8962 evaluation board to slave mode? And set the computer to master mode? So that the computer and the 8962 evaluation board can synch...; 186874509 Microcontroller MCU

Request a switching power supply diagram with 220V input, 12V/2A, 5V/1A dual output: I want a switching power supply diagram with 220V input, 12V/2A, 5V/1A dual output. If anyone has it, please send it to me. Thank you. It would be even better if the 12V can reach 3A....; mcu_mouse Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components