EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN74AS842NT1

Description
IC,LATCH,SINGLE,10-BIT,AS-TTL,DIP,24PIN,PLASTIC
Categorylogic   
File Size415KB,9 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric Compare

SN74AS842NT1 Overview

IC,LATCH,SINGLE,10-BIT,AS-TTL,DIP,24PIN,PLASTIC

SN74AS842NT1 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerTexas Instruments
Reach Compliance Codenot_compliant
Is SamacsysN
JESD-30 codeR-PDIP-T24
Logic integrated circuit typeD LATCH
Number of digits10
Number of functions1
Number of terminals24
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP24,.3
Package shapeRECTANGULAR
Package formIN-LINE
Certification statusNot Qualified
surface mountNO
technologyTTL
Temperature levelCOMMERCIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Base Number Matches1

SN74AS842NT1 Related Products

SN74AS842NT1 SN74AS842NTP1 SN74AS842NTP3 SN74AS842ADW SN74AS842JT SN74AS842JT4 SN74AS842JTP4 SN54AS842FH
Description IC,LATCH,SINGLE,10-BIT,AS-TTL,DIP,24PIN,PLASTIC IC,LATCH,SINGLE,10-BIT,AS-TTL,DIP,24PIN,PLASTIC SN74AS842NTP3 IC,LATCH,SINGLE,10-BIT,AS-TTL,SOP,24PIN,PLASTIC IC,LATCH,SINGLE,10-BIT,AS-TTL,DIP,24PIN,CERAMIC SN74AS842JT4 SN74AS842JTP4 IC,LATCH,SINGLE,10-BIT,AS-TTL,LLCC,28PIN,CERAMIC
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Maker Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Reach Compliance Code not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant
JESD-30 code R-PDIP-T24 R-PDIP-T24 R-PDIP-T24 R-PDSO-G24 R-XDIP-T24 R-XDIP-T24 R-XDIP-T24 S-XQCC-N28
Logic integrated circuit type D LATCH D LATCH D LATCH D LATCH D LATCH D LATCH D LATCH D LATCH
Number of digits 10 10 10 10 10 10 10 10
Number of functions 1 1 1 1 1 1 1 1
Number of terminals 24 24 24 24 24 24 24 28
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 125 °C
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY CERAMIC CERAMIC CERAMIC CERAMIC
encapsulated code DIP DIP DIP SOP DIP DIP DIP QCCN
Encapsulate equivalent code DIP24,.3 DIP24,.3 DIP24,.3 SOP24,.4 DIP24,.3 DIP24,.3 DIP24,.3 LCC28,.45SQ
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR SQUARE
Package form IN-LINE IN-LINE IN-LINE SMALL OUTLINE IN-LINE IN-LINE IN-LINE CHIP CARRIER
surface mount NO NO NO YES NO NO NO YES
technology TTL TTL TTL TTL TTL TTL TTL TTL
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL MILITARY
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE GULL WING THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE NO LEAD
Terminal pitch 2.54 mm 2.54 mm 2.54 mm 1.27 mm 2.54 mm 2.54 mm 2.54 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL QUAD
Certification status Not Qualified Not Qualified - Not Qualified Not Qualified - - Not Qualified
package instruction - - - SOP, SOP24,.4 DIP, DIP24,.3 DIP, DIP24,.3 DIP, DIP24,.3 QCCN, LCC28,.45SQ
I would like to ask you: The device under wince does not support overlapping IO? What is overlapping IO? ?
As the title says: Does it mean full duplex?...
naphu Embedded System
【Talk about DSP】Share my DSP development experience
[align=left][font=楷体,楷体_GB2312][size=4][color=red]I am very interested in the DSP essay solicitation activity! It has been almost a week since the activity started, but no one has participated. Is eve...
37°男人 DSP and ARM Processors
FPGA simulation and hardware debugging results
I use FPGA to run an ARM soft core and test a program to light up an LED. The simulation result is consistent with what I want (the top LED port has output), but after downloading it to the FPGA devel...
roc2 FPGA/CPLD
How to use design language to implement circuits and increase circuit speed?
1. Use parallel structure. Use pipeline method; 2. Use full synchronization design; 3. Use CASE statement instead of IF with priority ....ELSIF ....ELSIF...
eeleader FPGA/CPLD
When using 430 to calculate trigonometric functions, is there any library function available that can be used directly for calculation?
When using 430 to calculate trigonometric functions, is there any library function available that can be used directly for calculation?...
chilezhima Microcontroller MCU
The circuit board failed the EMC certification, and the signal is unstable! Why can I just add a small return capacitor?
In high-speed PCB design, the requirements for EMI and EMC are very high. In the design, it is impossible for humans to perfectly solve EMC and EMI problems. We can only grasp some methods in the deta...
ohahaha PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1135  2351  2514  2552  178  23  48  51  52  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号