SN74AS842JT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN74AS842JT

SN74AS842JT: DescriptionIC,LATCH,SINGLE,10-BIT,AS-TTL,DIP,24PIN,CERAMIC; Categorylogic logic; File Size415KB，9 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN74AS842JT Overview

IC,LATCH,SINGLE,10-BIT,AS-TTL,DIP,24PIN,CERAMIC

SN74AS842JT Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
package instruction	DIP, DIP24,.3
Reach Compliance Code	not_compliant
JESD-30 code	R-XDIP-T24
Logic integrated circuit type	D LATCH
Number of digits	10
Number of functions	1
Number of terminals	24
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP24,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Certification status	Not Qualified
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL

SN74AS842JT Related Products

	SN74AS842JT	SN74AS842NTP1	SN74AS842NT1	SN74AS842NTP3	SN74AS842ADW	SN74AS842JT4	SN74AS842JTP4	SN54AS842FH
Description	IC,LATCH,SINGLE,10-BIT,AS-TTL,DIP,24PIN,CERAMIC	IC,LATCH,SINGLE,10-BIT,AS-TTL,DIP,24PIN,PLASTIC	IC,LATCH,SINGLE,10-BIT,AS-TTL,DIP,24PIN,PLASTIC	SN74AS842NTP3	IC,LATCH,SINGLE,10-BIT,AS-TTL,SOP,24PIN,PLASTIC	SN74AS842JT4	SN74AS842JTP4	IC,LATCH,SINGLE,10-BIT,AS-TTL,LLCC,28PIN,CERAMIC
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant
JESD-30 code	R-XDIP-T24	R-PDIP-T24	R-PDIP-T24	R-PDIP-T24	R-PDSO-G24	R-XDIP-T24	R-XDIP-T24	S-XQCC-N28
Logic integrated circuit type	D LATCH	D LATCH	D LATCH	D LATCH	D LATCH	D LATCH	D LATCH	D LATCH
Number of digits	10	10	10	10	10	10	10	10
Number of functions	1	1	1	1	1	1	1	1
Number of terminals	24	24	24	24	24	24	24	28
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	125 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	CERAMIC	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC	CERAMIC	CERAMIC
encapsulated code	DIP	DIP	DIP	DIP	SOP	DIP	DIP	QCCN
Encapsulate equivalent code	DIP24,.3	DIP24,.3	DIP24,.3	DIP24,.3	SOP24,.4	DIP24,.3	DIP24,.3	LCC28,.45SQ
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	SQUARE
Package form	IN-LINE	IN-LINE	IN-LINE	IN-LINE	SMALL OUTLINE	IN-LINE	IN-LINE	CHIP CARRIER
surface mount	NO	NO	NO	NO	YES	NO	NO	YES
technology	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	MILITARY
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	GULL WING	THROUGH-HOLE	THROUGH-HOLE	NO LEAD
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	1.27 mm	2.54 mm	2.54 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	QUAD
package instruction	DIP, DIP24,.3	-	-	-	SOP, SOP24,.4	DIP, DIP24,.3	DIP, DIP24,.3	QCCN, LCC28,.45SQ
Certification status	Not Qualified	Not Qualified	Not Qualified	-	Not Qualified	-	-	Not Qualified

Recommended Resources

CNC digital display stabilized power supply circuit

Circuit diagram of external feedback resistor for OPT202

HUV dual series (2525BG) integrated circuit

Low Cost Wien Bridge Oscillator Circuit Diagram

Inverter circuit 3

EP2C8Q208C8N Package: Does anyone have the schematic file and PCB package of EP2C8Q208C8N? If so, could you please send me a copy? Thank you....; zxl1988 FPGA/CPLD

Code Revealed: Exploring Computer Systems from the Perspective of CC++: [font=宋体][size=9pt]This book starts from the perspective of programming, uses C/C++ as the description language, and Visual C++ as the form tool, and explains the mechanisms and knowledge about comput...; HOHO Embedded System

Introduction to the key points of using AVR timer, please correct and supplement (transferred): The T1 16-bit timer of M16 has a total of 15 working modes, and the other two 8-bit timers (T0/T2) are relatively simple, except that T2 has an asynchronous working mode for RTC applications (overflow...; 呱呱 Microchip MCU

This is an equalizer. I bought it but never used it. I want to share it with you.: This device works in the LS band. The following is a detailed picture....; btty038 RF/Wirelessly

FPGA Design Flow Sharing: Design process data discussion, free sharing!...; eeleader FPGA/CPLD

Analysis of the ten advantages of LED lights: 1. Energy saving: LED car lights are cold light sources. Generally speaking, they consume low power and consume no more than 100W, which is more than 70% more energy than traditional light sources. 2....; 探路者 LED Zone

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components