EEWORLDEEWORLDEEWORLD

Part Number

Search

531UC560M000DG

Description
CMOS/TTL Output Clock Oscillator, 560MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531UC560M000DG Overview

CMOS/TTL Output Clock Oscillator, 560MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UC560M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency560 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
What are the essential technologies for 5G smartphones?
The introduction of new 5G frequency bands means more antennas must be packed into less space. The number of antennas will increase from 4 to 6 in a typical LTE phone today to 6 to 10 in a 5G smartpho...
alan000345 RF/Wirelessly
[C/C++] [Efficient C language] (10) --ARM design ideas and efficient C programming
ARM core adopts RISC architecture. RISC is a design concept, whose goal is to design a set of simple and effective instruction sets that can be executed in a single cycle at a high clock frequency. Th...
小煜 Programming Basics
flash mtd problem
The flash I use is spansion, 16-bit 32M. I configure mtd and other options in the 2.6 kernel, and the compilation is successful. But after reloading the system, the error "Kernel panic - not syncing: ...
js9413 Embedded System
Recently made AT91SAM9260 board, newly installed
The debugging is completed. I took a photo and removed all the flying wires. Haha.Unfortunately, the JTAG part is missing an RTCK. Oh my god, I want to bang my head against the wall.[[i]This post was ...
chenzhufly Embedded System
[Altera SoC Experience Tour] Improve your quality!!! DE1-soc LXDE desktop system
[i=s] This post was last edited by CMika on 2015-1-15 01:10[/i] After a few days of tinkering with the board, I was fed up with typing commands in the terminal, which was not high-end and classy at al...
CMika FPGA/CPLD
The Industrial Knowledge Challenge is now open. Compete for the top 20 and win the glory that belongs to you!
[font=微软雅黑][size=3][color=#ff0000][b]Event details: [/b][/color][/size][/font][url=https://bbs.eeworld.com.cn/huodong/TI_gytzs_20180601/][font=微软雅黑][size=3]TI Industrial Month inspiration has no limit...
EEWORLD社区 TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 877  2796  2210  2343  1349  18  57  45  48  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号