531AB1409M00BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531AB1409M00BG

531AB1409M00BG: DescriptionLVPECL Output Clock Oscillator, 1409MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB1409M00BG Overview

LVPECL Output Clock Oscillator, 1409MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB1409M00BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1409 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

One use and one standby constant pressure water supply frequency conversion speed control circuit b

Ultrasonic remote control dimmer light circuit

Electronic ballast circuit diagram using thyristor

Adjustable constant current source circuit diagram composed of op amp

Sequential timing controller circuit diagram

555 radio doubles as wireless remote control switch additional device circuit

【RPi PICO】Play MIDI music: First, download and import buzzer_music.py from the following URL to PICO. Then connect a passive buzzer to GPIO0 and GND to play the music in the example (nearly ten pieces of music are included in t...; dcexpert MicroPython Open Source section

How can I use one physical network card to generate multiple network connections under Windows XP, and each network connection can read and write normally?: I would like to ask the experts: How can I achieve multiple network connections for one physical network card under Windows XP, and each network connection can read and write normally?...; mcd511786450 Embedded System

The 07 National Competition is over. What are your thoughts?: [i=s]This post was last edited by paulhyde on 2014-9-15 09:51[/i] The national competition is over. If you have any ideas, please come and share them! Let me talk about myself first. I learned a lot i...; open82977352 Electronics Design Contest

Wince (evc) can bus communication SPI MCP2510: I have been studying the following code for two weeks, and there are still a few things I don't understand. I hope you can give me some advice. The two parts of the code are the sending button and the...; wingslee Embedded System

Problems with frequency multiplication of PLL core simulated using modelsim-altera: [font=微软雅黑]Using modelsim-altera to simulate the frequency multiplication of a PLL core, sometimes the output is normal, sometimes the frequency multiplication is not achieved, and sometimes there is ...; 通通 FPGA/CPLD

Application technology of POWERPCB in printed circuit board design: Application technology of POWERPCB in printed circuit board design【Source: SMT Expert Network】【Author: admin】【Time: 2005-12-27 9:11:15】【Click: 1211】Printed circuit board (PCB) is the support for circu...; fighting Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components