530MB1406M00BGR datasheet, PDF

Datasheet> All Categories > oscillator> 530MB1406M00BGR

530MB1406M00BGR: DescriptionLVPECL Output Clock Oscillator, 1406MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB1406M00BGR Overview

LVPECL Output Clock Oscillator, 1406MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB1406M00BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1406 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Capacitive relay circuit diagram

Light-controlled switch circuit diagram of photoresistor (LDR)

Y3150 gear hobbing machine electrical schematic circuit

timer call circuit

Upper and lower limit temperature alarms

FM transmitter circuit 06

raw-os 2.002 released: Raw-OS 2.002 is available for download at: http://www.raw-os.org/download.html. The update method is to directly overwrite the original project code, and no code needs to be modified. The updated cont...; jorya_txj Embedded System

Smartphone hardware architecture: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] With the continuous development of the communication industry, mobile terminals have evolved from the original single call funct...; 小丸子 Mobile and portable

2013 TI ARM Day Technical Seminar (Live Broadcast in Beijing) Participate and reply to receive a free board!: [font=微软雅黑][size=3] [b]2013 [/b][b]TI[/b][b]ARM[/b][b]Day was held on time at 9:00 am on September 5, 2013 at the Crowne Plaza Beijing Zhichun Road. [/b][b]This conference gave a comprehensive introdu...; eric_wang TI Technology Forum

dll compilation problem: Hello everyone, I have a dll program that has been compiled and debugged on a PC, and now I want to use this dll on a pda. Is there any way to directly compile the program into a dll selected for wind...; jincheng702 Embedded System

Showing off the prizes for last Saturday's Xiangshan climbing event: Last Saturday, the forum organized an activity to climb Xiangshan Mountain. I made friends, enjoyed the beautiful scenery, exercised, and won prizes. I made a lot of money. {:1_137:}The prizes were a ...; mmmllb Talking

ST power management IC helps portable devices achieve low-power communication: STMicroelectronics (ST) recently announced a small single-chip power management device STw4810, the new product can be used for portable products including ST's STn881x Nomadik processor (such as PDA ...; zbz0529 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components