531AA1004M00BGR datasheet, PDF

Datasheet> All Categories > oscillator> 531AA1004M00BGR

531AA1004M00BGR: DescriptionLVPECL Output Clock Oscillator, 1004MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA1004M00BGR Overview

LVPECL Output Clock Oscillator, 1004MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA1004M00BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1004 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Clock switching circuit and its precautions

Cross current-constant voltage charger circuit designed by CW317

X52K vertical lifting table milling machine electrical schematic circuit

CA3001 oscillation circuit

Digital long delay circuit

Computer motherboard circuit diagram 815 3_09

New uses for old phones (1) - Basic method: [i=s]This post was last edited by dcexpert on 2022-4-2 16:39[/i]Because the administrator okhxyyo posted a post a few days ago, " Speaking of everyone's old computers, old mobile phones, what do you d...; dcexpert DIY/Open Source Hardware

Problems with using the DDS chip AD9854 mode: [i=s]This post was last edited by sureiven on 2014-6-3 14:38[/i] I want to use AD9854 to generate a triangle wave frequency sweep signal. During the debugging process, 0x02 is assigned to address 0x1F...; sureiven Integrated technical exchanges

About the problem of burning NK into FLASH: The problem is this. Originally, burning NK.BIN to the first address of FLASH at 0x60000000 (the physical address of FLASH) can start the image normally. Now we need to move NK to the back to ensure t...; 双手互搏 Embedded System

In-depth understanding of Linux virtual memory management (unformatted Chinese version of some chapters): Deep Understanding of Linux Virtual Memory Management (Unformatted Chinese Edition) Content Introduction The behavior of the VM affects every subsystem of the Linux kernel and dynamically changes the ...; mbtrend Linux and Android

AD603: [i=s]This post was last edited by paulhyde on 2014-9-15 09:27[/i] We are using AD603 to solve Problem C in the national competition, but self-excitation keeps happening. 20dB in one stage is a very go...; s704044270 Electronics Design Contest

Please tell me how to install the MSP FET-430UIF driver! ! ! ! ! ! ! ! ! ! ! ! !: Today I tested the emulator MSP FET-430UIF. When I downloaded it in IAR, the following situation occurred. I beg for a solution:Sad::Sad::Sad::Sad::Sad:...; wangjianfree Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components