EEWORLDEEWORLDEEWORLD

Part Number

Search

531SC365M000DGR

Description
LVDS Output Clock Oscillator, 365MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531SC365M000DGR Overview

LVDS Output Clock Oscillator, 365MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SC365M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency365 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Overview of Multi-core DSP Architecture and Super-core DSP Architecture
[size=4] The explosive growth of the Internet and the accelerated convergence of line and packet networks have put forward a series of new requirements for communication equipment and applications. Cu...
fish001 DSP and ARM Processors
Show the process of WEBENCH design + converting car battery to 3,3V @1A
WEBENCH Designer Automotive Power Converter 3.3V @1A First, it is best to apply for an account so that your design will be saved in it. You can call it out at any time. Go to http://www.ti.com.cn/ and...
samhuang8204 Analogue and Mixed Signal
Understanding of MSP430 interrupt mechanism
[size=4]1. Interrupt nesting, priority [/size] [size=4] The control bit of the 430 general interrupt is the GIE bit in the status register (this bit is in the SR register). When this bit is in the res...
fish001 Microcontroller MCU
ESP8266 MicroPython is finally here
I finally received it today. I've been waiting for so long. I'm very happy to receive it. In the days before I received it, I soldered a piece based on ESP8266 MicroPython. I burned the program into i...
qwerghf MicroPython Open Source section
How to send data received from one network card to another network card?
I want to implement NAT and share the Internet under NDIS. The solution is: the IP packets received on the intranet are sent from the public network card after being reshaped. Then the IP packets rece...
zhtong198619 Embedded System
Urgently needed: signal generator
Requirements for the graduation project of a multi-waveform signal generator: 1. Realize at least three waves, sine wave, square wave, triangle wave, and sawtooth wave, preferably using a single-chip ...
sun21342134 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 364  1220  2857  686  1425  8  25  58  14  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号