EEWORLDEEWORLDEEWORLD

Part Number

Search

TC74HC161AP_07

Description
Binary, Synchronous Clear
File Size641KB,15 Pages
ManufacturerToshiba Semiconductor
Websitehttp://toshiba-semicon-storage.com/
Download Datasheet Compare View All

TC74HC161AP_07 Overview

Binary, Synchronous Clear

TC74HC161,163AP/AF/AFN
TOSHIBA CMOS Digital Integrated Circuit
Silicon Monolithic
TC74HC161AP,TC74HC161AF,TC74HC161AFN
TC74HC163AP,TC74HC163AF,TC74HC163AFN
Synchronous Presettable 4-Bit Counter
TC74HC161AP/AF/AFN Binary, Asynchronous
Clear
TC74HC163AP/AF/AFN Binary, Synchronous
Clear
The TC74HC161A and 163A are high speed CMOS BINARY
PRESETTABLE COUNTERs fabricated with silicon gate C
2
MOS
technology.
They achieve the high speed operation similar to equivalent
LSTTL while maintaining the CMOS low power dissipation.
The CK input is active on the rising edge. Both
LOAD
and
CLR
inputs are active on low logic level.
Presetting of their IC’s is synchronous to the rising edge of CK.
The clear function of the TC74HC163A is synchronous to CK,
while the TC74HC161A is cleared asynchronously.
Two enable inputs (ENP and ENT) and CO are provided to
enable easy cascading of counters, which facilitates easy
implementation of n-bit counters without using external gates.
All inputs are equipped with protection circuits against static
discharge or transient excess voltage.
Note: xxxFN (JEDEC SOP) is not available in
Japan.
TC74HC161AP, TC74HC163AP
TC74HC161AF, TC74HC163AF
TC74HC161AFN, TC74HC163AFN
Features
High speed: f
max
= 63 MHz (typ.) at V
CC
= 5 V
Low power dissipation: I
CC
= 4
μA
(max) at Ta = 25°C
High noise immunity: V
NIH
= V
NIL
= 28% V
CC
(min)
Output drive capability: 10 LSTTL loads
Symmetrical output impedance: |I
OH
| = I
OL
= 4 mA (min)
Balanced propagation delays: t
pLH
t
pHL
Wide operating voltage range: V
CC
(opr) = 2 to 6 V
Pin and function compatible with 74LS161, 163
Weight
DIP16-P-300-2.54A
SOP16-P-300-1.27A
SOL16-P-150-1.27
: 1.00 g (typ.)
: 0.18 g (typ.)
: 0.13 g (typ.)
Pin Assignment
1
2007-10-01

TC74HC161AP_07 Related Products

TC74HC161AP_07 TC74HC161AP TC74HC161AFN TC74HC161AF TC74HC163AP TC74HC163AFN TC74HC163AF
Description Binary, Synchronous Clear Binary, Synchronous Clear Binary, Synchronous Clear Binary, Synchronous Clear Binary, Synchronous Clear Binary, Synchronous Clear Binary, Synchronous Clear
Is it Rohs certified? - conform to conform to incompatible conform to conform to incompatible
Parts packaging code - DIP SOIC SOIC DIP SOIC SOIC
package instruction - DIP, DIP16,.3 SOP, SOP16,.25 0.300 INCH, 1.27 MM PITCH, PLASTIC, SOP-16 DIP, DIP16,.3 SOP, SOP16,.25 SOP, SOP16,.3
Contacts - 16 16 16 16 16 16
Reach Compliance Code - unknow unknow unknow unknow unknow unknow
Counting direction - UP UP UP UP UP UP
series - HC/UH HC/UH HC/UH HC/UH HC/UH HC/UH
JESD-30 code - R-PDIP-T16 R-PDSO-G16 R-PDSO-G16 R-PDIP-T16 R-PDSO-G16 R-PDSO-G16
length - 19.25 mm 9.9 mm 10.3 mm 19.25 mm 9.9 mm 10.3 mm
Load capacitance (CL) - 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Load/preset input - YES YES YES YES YES YES
Logic integrated circuit type - BINARY COUNTER BINARY COUNTER BINARY COUNTER BINARY COUNTER BINARY COUNTER BINARY COUNTER
Maximum Frequency@Nom-Su - 25000000 Hz 25000000 Hz 25000000 Hz 25000000 Hz 25000000 Hz 25000000 Hz
MaximumI(ol) - 0.004 A 0.004 A 0.004 A 0.004 A 0.004 A 0.004 A
Operating mode - SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Number of digits - 4 4 4 4 4 4
Number of functions - 1 1 1 1 1 1
Number of terminals - 16 16 16 16 16 16
Maximum operating temperature - 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature - -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Package body material - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code - DIP SOP SOP DIP SOP SOP
Encapsulate equivalent code - DIP16,.3 SOP16,.25 SOP16,.3 DIP16,.3 SOP16,.25 SOP16,.3
Package shape - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form - IN-LINE SMALL OUTLINE SMALL OUTLINE IN-LINE SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply - 2/6 V 2/6 V 2/6 V 2/6 V 2/6 V 2/6 V
propagation delay (tpd) - 155 ns 155 ns 155 ns 155 ns 155 ns 155 ns
Certification status - Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height - 4.45 mm 1.75 mm 1.9 mm 4.45 mm 1.75 mm 1.9 mm
Maximum supply voltage (Vsup) - 6 V 6 V 6 V 6 V 6 V 6 V
Minimum supply voltage (Vsup) - 2 V 2 V 2 V 2 V 2 V 2 V
Nominal supply voltage (Vsup) - 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
surface mount - NO YES YES NO YES YES
technology - CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level - INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form - THROUGH-HOLE GULL WING GULL WING THROUGH-HOLE GULL WING GULL WING
Terminal pitch - 2.54 mm 1.27 mm 1.27 mm 2.54 mm 1.27 mm 1.27 mm
Terminal location - DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Trigger type - POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width - 7.62 mm 3.9 mm 5.3 mm 7.62 mm 3.9 mm 5.3 mm
minfmax - 63 MHz 63 MHz 63 MHz 63 MHz 63 MHz 63 MHz
Challenging nanoampere current measurement technology
Measuring low currents is very delicate. Clever analog design techniques, the right components, and equipment can help. Key Points Measuring low currents faces physical limitations and noise limitatio...
程序天使 Test/Measurement
The difference between gpio_dir and gpio_pull
As the title says, I know what they mean, but how do I tell the difference between them?...
pandy23 Linux and Android
There is a problem when EDK generates bitstream, please help me~
I am a novice and am currently learning embedded development using XILINX FPGA. I installed ISE and EDK8.2 yesterday. When running the program, I found that the first simplest experiment, update bitst...
liuada001 FPGA/CPLD
【Low power consumption】FPAG low power consumption technology
English information...
ddllxxrr FPGA/CPLD
Open-loop gain of an operational amplifier
[align=left][font=Verdana][size=3][color=#000000][b]Open-Loop Gain[/b][/color][/size][/font][/align][align=left][font=Verdana][size=3][color=#000000] The open-loop voltage gain (usually called AVOL, s...
fish001 Analogue and Mixed Signal
Has anyone studied ptpd, the one in 1588?
I don't quite understand the enet-ptpd routine. How can I set the 8962 evaluation board to slave mode? And set the computer to master mode? So that the computer and the 8962 evaluation board can synch...
186874509 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 245  836  1796  2039  2474  5  17  37  42  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号