RB80526PY600256 datasheet, PDF

Datasheet> All Categories > Microcontrollers and processors> RB80526PY600256

RB80526PY600256: Description32-BIT, 600 MHz, MICROPROCESSOR, CPGA370, FCPGA-370; CategoryMicrocontrollers and processors; File Size1MB，81 Pages; ManufacturerRochester Electronics; Websitehttps://www.rocelec.com/

Download Datasheet Parametric Compare View All

RB80526PY600256 Overview

32-BIT, 600 MHz, MICROPROCESSOR, CPGA370, FCPGA-370

RB80526PY600256 Parametric

Parameter Name	Attribute value
Maker	Rochester Electronics
Parts packaging code	PGA
package instruction	IPGA,
Contacts	370
Reach Compliance Code	unknown
Is Samacsys	N
Address bus width	36
bit size	32
boundary scan	YES
maximum clock frequency	133 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	S-CPGA-P370
length	49.53 mm
low power mode	YES
Number of terminals	370
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	IPGA
Package shape	SQUARE
Package form	GRID ARRAY, INTERSTITIAL PITCH
Certification status	COMMERCIAL
Maximum seat height	2.978 mm
speed	600 MHz
Nominal supply voltage	1.65 V
surface mount	NO
Terminal surface	NOT SPECIFIED
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
width	49.53 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR
Base Number Matches	1

Preview

Download Datasheet

View All

D ts e t

aa h e

R c e t r lc r nc

o h se Ee to is

Ma u a t r dCo o e t

n fc u e

mp n n s

R c e tr b a d d c mp n ns ae

o h se rn e

o oet r

ma ua trd u ig ete dewaes

n fcue sn i r i/ fr

p rh s d f m te oiia s p l r

uc a e r

o h r n l u pi s

o R c e tr waes rce td f m

r o h se

fr e rae r

te oiia I. Al rce t n ae

r nl P

l e rai s r

d n wi tea p o a o teOC

o e t h p rv l f h

P r aetse u igoiia fcoy

at r e td sn r n la tr

ts p o rmso R c e tr e eo e

e t rga

r o h se d v lp d

ts s lt n t g aa te p o u t

e t oui s o u rne

rd c

me t o e c e teOC d t s e t

es r x e d h

M aa h e.

Qu l yOv riw

e ve

• IO- 0 1

S 90

•A 92 cr ct n

S 1 0 et ai

• Qu l e Ma ua trr Ls (

ai d

n fcues it QML MI- R -

) LP F

385

•C a sQ Mitr

lay

•C a sVS a eL v l

p c ee

• Qu l e S p l r Ls o D sr uos( L )

ai d u pi s it f it b tr QS D

•R c e trsacic l u pir oD A a d

o h se i

r ia s p l t L n

me t aln u t a dD A sa d r s

es lid sr n L tn ad .

R c e tr lcrnc , L i c mmi e t

o h se Ee t is L C s o

tdo

s p ligp o u t ta s t f c so r x e t-

u pyn rd cs h t ai y u tme e p ca

t n fr u lya daee u loto eoiial

i s o q ai n r q a t h s r n l

s p l db id sr ma ua trr.

u pi

e yn ut

y n fcues

T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e

h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c

a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n

n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -

isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -

c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a

t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g

i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu

r xmu ai s

ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig

y e a e n rd c c aa tr t , e in smuai , r a l e t .

z o

0 3 ohs E cr i , L . lRg s eevd 7 1 0 3

e e oc

T l r m r, l s v iw wrcl . m

o e n oe p ae it w . e c o

o ec

Pentium

III Processor for the PGA370 Socket at 500 MHz to 1 GHz

Contents

1.0

Introduction......................................................................................................................... 7

1.1

Terminology........................................................................................................... 8

1.1.1 Package and Processor Terminology ...................................................... 8

1.1.2 Processor Naming Convention.................................................................9

Related Documents.............................................................................................10

Processor System Bus and V

REF

........................................................................11

Clock Control and Low Power States..................................................................12

2.2.1 Normal State—State 1 ...........................................................................13

2.2.2 AutoHALT Powerdown State—State 2...................................................13

2.2.3 Stop-Grant State—State 3 .....................................................................13

2.2.4 HALT/Grant Snoop State—State 4 ........................................................14

2.2.5 Sleep State—State 5..............................................................................14

2.2.6 Deep Sleep State—State 6 ....................................................................14

2.2.7 Clock Control..........................................................................................15

Power and Ground Pins ......................................................................................15

2.3.1 Phase Lock Loop (PLL) Power...............................................................16

Decoupling Guidelines .......................................................................................16

2.4.1 Processor VCC

CORE

Decoupling............................................................16

2.4.2 Processor System Bus AGTL+ Decoupling............................................16

Processor System Bus Clock and Processor Clocking .......................................17

2.5.1 Mixing Processors of Differrent Frequencies .........................................17

Voltage Identification ...........................................................................................17

Processor System Bus Unused Pins...................................................................19

Processor System Bus Signal Groups ................................................................19

2.8.1 Asynchronous vs. Synchronous for System Bus Signals .......................20

2.8.2 System Bus Frequency Select Signals (BSEL[1:0]) ...............................21

Test Access Port (TAP) Connection....................................................................22

Maximum Ratings................................................................................................22

Processor DC Specifications...............................................................................23

AGTL+ System Bus Specifications .....................................................................29

System Bus AC Specifications ............................................................................29

2.13.1 I/O Buffer Model .....................................................................................30

BCLK and PICCLK Signal Quality Specifications and Measurement Guidelines 38

AGTL+ Signal Quality Specifications and Measurement Guidelines ..................39

AGTL+ Signal Quality Specifications and Measurement Guidelines ..................40

3.3.1 Overshoot/Undershoot Guidelines .........................................................40

3.3.2 Overshoot/Undershoot Magnitude .........................................................41

3.3.3 Overshoot/Undershoot Pulse Duration...................................................41

3.3.4 Activity Factor .........................................................................................41

3.3.5 Reading Overshoot/Undershoot Specification Tables............................42

3.3.6 Determining if a System meets the Overshoot/Undershoot

Specifications .........................................................................................43

1.2

2.0

2.1

2.2

Electrical Specifications....................................................................................................11

2.3

2.4

2.5

2.6

2.7

2.8

2.9

2.10

2.11

2.12

2.13

3.0

Signal Quality Specifications ............................................................................................38

3.1

3.2

3.3

Datasheet

Pentium

III Processor for the PGA370 Socket at 500 MHz to 1 GHz

3.4

Non-AGTL+ Signal Quality Specifications and Measurement Guidelines........... 45

3.4.1 Overshoot/Undershoot Guidelines ......................................................... 46

3.4.2 Ringback Specification........................................................................... 46

3.4.3 Settling Limit Guideline .......................................................................... 46

Thermal Specifications........................................................................................ 47

4.1.1 Thermal Diode........................................................................................ 48

FC-PGA Mechanical Specifications .................................................................... 50

Processor Markings ............................................................................................ 52

Processor Signal Listing...................................................................................... 52

Mechanical Specifications for the Boxed Intel

Pentium

III Processor.............. 64

6.1.1 Boxed Processor Thermal Cooling Solution Dimensions....................... 64

6.1.2 Boxed Processor Heatsink Weight......................................................... 67

6.1.3 Boxed Processor Thermal Cooling Solution Clip ................................... 67

Thermal Specifications........................................................................................ 68

6.2.1 Boxed Processor Cooling Requirements ............................................... 68

Electrical Requirements for the Boxed Intel

Pentium

III Processor................. 69

6.3.1 Fan Heatsink Power Supply ................................................................... 69

Alphabetical Signals Reference .......................................................................... 71

Signal Summaries ............................................................................................... 78

4.0

Thermal Specifications and Design Considerations......................................................... 47

4.1

5.0

Mechanical Specifications............................................................................................... 50

5.1

5.2

5.3

6.0

Boxed Processor Specifications....................................................................................... 64

6.1

6.2

6.3

7.0

Processor Signal Description ........................................................................................... 71

7.1

7.2

Datasheet

RB80526PY600256 Related Products

	RB80526PY600256	RB80526PY850256	RB80526PY700256
Description	32-BIT, 600 MHz, MICROPROCESSOR, CPGA370, FCPGA-370	32-BIT, 850MHz, MICROPROCESSOR, CPGA370, FCPGA-370	32-BIT, 700MHz, MICROPROCESSOR, CPGA370, FCPGA-370
Maker	Rochester Electronics	Rochester Electronics	Rochester Electronics
Parts packaging code	PGA	PGA	PGA
package instruction	IPGA,	FCPGA-370	FCPGA-370
Contacts	370	370	370
Reach Compliance Code	unknown	unknown	unknown
Address bus width	36	36	36
bit size	32	32	32
boundary scan	YES	YES	YES
maximum clock frequency	133 MHz	100 MHz	100 MHz
External data bus width	64	64	64
Format	FLOATING POINT	FLOATING POINT	FLOATING POINT
Integrated cache	YES	YES	YES
JESD-30 code	S-CPGA-P370	S-CPGA-P370	S-CPGA-P370
length	49.53 mm	49.53 mm	49.53 mm
low power mode	YES	YES	YES
Number of terminals	370	370	370
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	IPGA	IPGA	IPGA
Package shape	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY, INTERSTITIAL PITCH	GRID ARRAY, INTERSTITIAL PITCH	GRID ARRAY, INTERSTITIAL PITCH
Certification status	COMMERCIAL	COMMERCIAL	COMMERCIAL
Maximum seat height	2.978 mm	2.978 mm	2.978 mm
speed	600 MHz	850 MHz	700 MHz
Nominal supply voltage	1.65 V	1.65 V	1.65 V
surface mount	NO	NO	NO
Terminal surface	NOT SPECIFIED	MATTE TIN	MATTE TIN
Terminal form	PIN/PEG	PIN/PEG	PIN/PEG
Terminal pitch	2.54 mm	2.54 mm	2.54 mm
Terminal location	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR
width	49.53 mm	49.53 mm	49.53 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR
Base Number Matches	1	1	1
Is it lead-free?	-	Lead free	Lead free
JESD-609 code	-	e3	e3
Humidity sensitivity level	-	1	1
Peak Reflow Temperature (Celsius)	-	225	225
Maximum time at peak reflow temperature	-	NOT SPECIFIED	NOT SPECIFIED

Recommended Resources

Electronic potential circuit composed of digital circuits

HT-680/HT-6187/HT-600/HT-6207/HT-640/HT-6247 electric line-a

Analog operation circuit diagram

Several protection circuit power consumption curves and waveform diagrams

Water saving control circuit

Smoke detection alarm circuit

Solve a weird problem. The uboot compiled at the company can start wince and android, but it can't at home. Why?: sate210 Super Uboot Company Print Information U-Boot 1.3.4 (Jul 3 2013 - 16:28:30) for SMDKV210 CPU: S5PV210@1000MHz(OK) APLL = 1000MHz, HclkMsys = 200MHz, PclkMsys = 100MHz MPLL = 667MHz, EPLL = 80MH...; Wince.Android Embedded System

Why don’t we see Tsinghua University and Peking University participating in the National College Student Electronic Design Competition?: [i=s] This post was last edited by paulhyde on 2014-9-15 03:46 [/i] I'm a newbie and have a lot of questions. Please help me. Hehe [[i] This post was last edited by snowman001 on 2010-2-28 02:39 [/i]]...; 雪人001 Electronics Design Contest

High-power LED chip technology: one "Fuxin" generates 2 billion output value: Fudi Electronics prepares to mass-produce high-power LED chips 　　. There are many LED lamp manufacturers in Dongguan, but most of them are engaged in packaging and supporting production, which are in ...; LED123 LED Zone

PIC24FJ64GA002 AD does not generate interrupts. Please help me, guys.: #include "p24fxxxx.h"void init(void) {//////CLKDIV = 0x3000;//////AD1PCFG = 0xF5FC;AD1CON1 = 0x0000;//AD1CHS = 0x000B;//AD1CHS = 0x0001;AD1CSSL = 0x0A03;AD1CON3 = 0x1F02;AD1CON2bits.CSCNA = 1;AD1CON2b...; zhangbinjiang Microchip MCU

How to load a bmp picture from an external path (not a resource) in a wince form: loadimage cannot load a picture from a path to a form in wince, need help from an expert!...; lvdong417 Embedded System

TCPMP crashes when running on A4 ce6.0: The latest tcpmp 0.72rc1 version runs well on wince5.0, but crashes most of the time on A4 wince6.0, with a very high probability, whether playing mp3 or video (gdi rendering). Tests show that this pr...; tclbbq Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components