EEWORLDEEWORLDEEWORLD

Part Number

Search

TA1318AFG

Description
SYNC Processor, Frequency Counter IC for TV Component Signals
CategoryOther integrated circuit (IC)    Consumption circuit   
File Size360KB,42 Pages
ManufacturerToshiba Semiconductor
Websitehttp://toshiba-semicon-storage.com/
Environmental Compliance
Download Datasheet Parametric View All

TA1318AFG Overview

SYNC Processor, Frequency Counter IC for TV Component Signals

TA1318AFG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Parts packaging codeSSOP
package instructionSSOP, SOP30,.4,40
Contacts30
Reach Compliance Codeunknow
Commercial integrated circuit typesCONSUMER CIRCUIT
JESD-30 codeR-PDSO-G30
length15.4 mm
Number of functions1
Number of terminals30
Maximum operating temperature65 °C
Minimum operating temperature-20 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Encapsulate equivalent codeSOP30,.4,40
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply9 V
Certification statusNot Qualified
Maximum seat height2.7 mm
Maximum supply voltage (Vsup)9.5 V
Minimum supply voltage (Vsup)8.5 V
surface mountYES
technologyBIPOLAR
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch1 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.5 mm
Base Number Matches1
TA1318AFG
TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic
TA1318AFG
SYNC Processor, Frequency Counter IC for TV Component Signals
TA1318AFG is a sync processor for TV component signals.
TA1318AFG provides sync and frequency counter processing
for external input signals.
These functions are integrated in a 30 pin SSOP-type plastic
package.
TA1318AFG provides I
2
C bus interface, so various functions
and controls are adjustable via the bus.
Features
Horizontal synchronization circuit (15.75 kHz, 31.5 kHz, 33.75
kHz, 45 kHz)
Horizontal and vertical frequency counter
Horizontal PLL
Accepts 2-level and 3-level sync
Accepts both negative and positive HD and VD
Clamp pulse output
HD, VD output (polarity inverter)
Separated sync output
Mask for the copy guard signal
Weight: 0.63 g (typ.)
Vertical synchronization circuit (525I, 525P, 625I, 750P, 1125I, 1125P, PAL 100 Hz, NTSC 120 Hz)
1
2006-02-27

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 501  2029  1598  2155  1905  11  41  33  44  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号