TC74VCX162843FT
TOSHIBA CMOS Digital Integrated Circuit
Silicon Monolithic
TC74VCX162843FT
Low-Voltage 18-Bit D-Type Latch with 3.6-V Tolerant Inputs and Outputs
The TC74VCX162843FT is a high-performance CMOS 18-bit
D-typr latch. Designed for use in 1.8-V, 2.5-V or 3.3-V systems, it
achieves high-speed operation while maintaining the CMOS low
power dissipation.
It is also designed with overvoltage tolerant inputs and outputs
up to 3.6 V.
The TC74VCX162843FT can be used as two 9-bit latches or
one 18-bit latch. The 18 latches are transparent D-type latches.
The device has noninverting data (D) inputs and provides true
data at its outputs. While the latch-enable (1LE or 2LE) input is
Weight: 0.25 g (typ.)
high, the Q outputs of the corresponding 9-bit latch follow the D
inputs. When LE is taken low, the Q outputs are latched at the
levels set up at the D inputs. CLR and PR are independent of the CK and are accomplished by setting the
appropriate input low. When the OE input is high, the outputs are in a high-impedance state. This device is
designed to be used with 3-state memory address drivers, etc.
The 26-Ω series resistor helps reducing output overshoot and undershoot without external resistor.
All inputs are equipped with protection circuits against static discharge.
Features
•
•
•
26-Ω series resistors on outputs
Low-voltage operation: V
CC
= 1.8 to 3.6 V
High-speed operation: t
pd
= 3.9 ns (max) (V
CC
= 3.0 to 3.6 V)
: t
pd
= 5.1 ns (max) (V
CC
= 2.3 to 2.7 V)
: t
pd
= 9.8 ns (max) (V
CC
= 1.8 V)
•
Output current: I
OH
/I
OL
= ±12 mA (min) (V
CC
= 3.0 V)
: I
OH
/I
OL
= ±8 mA (min) (V
CC
= 2.3 V)
: I
OH
/I
OL
= ±4 mA (min) (V
CC
= 1.8 V)
•
•
•
•
Latch-up performance:
−300
mA
ESD performance: Machine model
≥ ±200
V
Human body model
≥ ±2000
V
Package: TSSOP
3.6-V tolerant function and power-down protection provided on all inputs and outputs
1
2007-10-19
TC74VCX162843FT
Pin Assignment
(top view)
IEC Logic Symbol
2
56
55
1
27
29
30
28
54
52
51
49
48
47
45
44
43
42
41
40
38
37
36
34
33
31
3D
4
1CLR
1OE
1
2
3
4
5
6
7
8
9
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1LE
1PR
1D1
GND
1D2
1D3
V
CC
1D4
1D5
1D6
GND
1D7
1D8
1D9
2D1
2D2
2D3
GND
2D4
2D5
2D6
V
CC
2D7
2D8
GND
2D9
2PR
2LE
1Q1
GND
1Q2
1Q3
V
CC
1Q4
1Q5
1OE
1LE
1PR
1CLR
2OE
2LE
2PR
2CLR
1D1
1D2
1D3
1D4
1D5
1D6
1D7
1D8
1D9
2D1
2D2
2D3
2D4
2D5
2D6
2D7
2D8
2D9
EN2
C1
S2
R2
EN4
C3
S4
R4
1D
2
3
5
6
8
9
10
12
13
14
15
16
17
19
20
21
23
24
26
1Q1
1Q2
1Q3
1Q4
1Q5
1Q6
1Q7
1Q8
1Q9
2Q1
2Q2
2Q3
2Q4
2Q5
2Q6
2Q7
2Q8
2Q9
1Q6 10
GND 11
1Q7 12
1Q8 13
1Q9 14
2Q1 15
2Q2 16
2Q3 17
GND 18
2Q4 19
2Q5 20
2Q6 21
V
CC
22
2Q7 23
2Q8 24
GND 25
2Q9 26
2OE
2CLR
27
28
2
2007-10-19
TC74VCX162843FT
Truth Table
(each 9-bit latch)
Inputs
PR
L
H
H
H
H
X
CLR
X
L
H
H
H
X
OE
L
L
L
L
L
H
LE
X
X
H
H
L
X
D
X
X
L
H
X
X
Outputs
Q
H
L
L
H
Qn
Z
X: Don’t care
Z: High impedance
Qn: Q outputs are latched at the time when the LE input is taken to a low logic level.
System Diagram
2
55
1
56
1OE
1PR
1CLR
1LE
1D1
54
S
LE
D
R
3
1Q1
To eight other channels
2OE
2PR
2CLR
2LE
27
30
28
29
2D1
42
S
LE
D
R
15
2Q1
To eight other channels
3
2007-10-19
TC74VCX162843FT
Absolute Maximum Ratings (Note 1)
Characteristics
Power supply voltage
DC input voltage
DC output voltage
Input diode current
Output diode current
DC output current
Power dissipation
DC V
CC
/ground current per supply pin
Storage temperature
Symbol
V
CC
V
IN
V
OUT
I
IK
I
OK
I
OUT
P
D
I
CC
/I
GND
T
stg
Rating
−
0.5 to 4.6
−
0.5 to 4.6
−
0.5 to 4.6 (Note 2)
−
0.5 to V
CC
+
0.5
Unit
V
V
V
mA
(Note 4)
mA
mA
mW
mA
°C
(Note 3)
−
50
±
50
±
50
400
±
100
−
65 to 150
Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or
even destruction.
Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the
significant change in temperature, etc.) may cause this product to decrease in the reliability significantly
even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute
maximum ratings and the operating ranges.
Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook
(“Handling Precautions”/“Derating Concept and Methods”) and individual reliability data (i.e. reliability test
report and estimated failure rate, etc).
Note 2: OFF state
Note 3: High or low state. I
OUT
absolute maximum rating must be observed.
Note 4: V
OUT
<
GND, V
OUT
>
V
CC
Operating Ranges (Note 1)
Characteristics
Power supply voltage
Input voltage
Output voltage
Symbol
V
CC
V
IN
V
OUT
Rating
1.8 to 3.6
1.2 to 3.6
−
0.3 to 3.6
Unit
V
V
(Note 3)
(Note 4)
(Note 5)
(Note 6)
(Note 7)
°C
(Note 8)
ns/V
mA
V
(Note 2)
0 to 3.6
0 to V
CC
±
12
±
8
±
4
Output current
I
OH
/I
OL
T
opr
dt/dv
Operating temperature
Input rise and fall time
−
40 to 85
0 to 10
Note 1: The operating ranges must be maintained to ensure the normal operation of the device.
Unused inputs must be tied to either VCC or GND.
Note 2: Data retention only
Note 3: OFF state
Note 4: High or low state
Note 5: V
CC
=
3.0 to 3.6 V
Note 6: V
CC
=
2.3 to 2.7 V
Note 7: V
CC
=
1.8 V
Note 8: V
IN
=
0.8 to 2.0 V, V
CC
=
3.0 V
4
2007-10-19
TC74VCX162843FT
Electrical Characteristics
<
DC Characteristics
(Ta
= −40
to 85°C, 2.7 V
<
V
CC
=
3.6 V)
Characteristics
H-level
L-level
Symbol
V
IH
V
IL
Test Condition
⎯
⎯
V
CC
(V)
2.7 to 3.6
2.7 to 3.6
Min
2.0
⎯
Max
⎯
Unit
Input voltage
0.8
⎯
⎯
⎯
⎯
V
I
OH
= −
100
μ
A
H-level
V
OH
V
IN
=
V
IH
or V
IL
I
OH
= −
6 mA
I
OH
= −
8 mA
Output voltage
I
OH
= −
12 mA
I
OL
=
100
μ
A
L-level
V
OL
V
IN
=
V
IH
or V
IL
I
OL
=
6 mA
I
OL
=
8 mA
I
OL
=
12 mA
Input leakage current
3-state output OFF state current
Power-off leakage current
Quiescent supply current
Increase in I
CC
per input
I
IN
I
OZ
I
OFF
I
CC
Δ
I
CC
2.7 to 3.6
2.7
3.0
3.0
2.7 to 3.6
2.7
3.0
3.0
2.7 to 3.6
2.7 to 3.6
0
2.7 to 3.6
2.7 to 3.6
2.7 to 3.6
V
CC
−
0.2
2.2
2.4
2.2
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
V
0.2
0.4
0.55
0.8
±
5.0
±
10.0
μ
A
μ
A
μ
A
V
IN
=
0 to 3.6 V
V
IN
=
V
IH
or V
IL
V
OUT
=
0 to 3.6 V
V
IN
, V
OUT
=
0 to 3.6 V
V
IN
=
V
CC
or GND
V
CC
<
(V
IN
, V
OUT
)
<
3.6 V
=
=
V
IH
=
V
CC
−
0.6 V
10.0
20.0
±
20.0
μ
A
750
<
<
DC Characteristics
(Ta
= −40
to 85°C, 2.3 V
=
V
CC
=
2.7 V)
Characteristics
H-level
L-level
Symbol
V
IH
V
IL
Test Condition
⎯
⎯
V
CC
(V)
2.3 to 2.7
2.3 to 2.7
Min
1.6
⎯
Max
⎯
Unit
Input voltage
0.7
⎯
⎯
⎯
⎯
V
I
OH
= −
100
μ
A
H-level
Output voltage
V
OH
V
IN
=
V
IH
or V
IL
I
OH
= −
4 mA
I
OH
= −
6 mA
I
OH
= −
8 mA
I
OL
=
100
μ
A
L-level
V
OL
V
IN
=
V
IH
or V
IL
I
OL
=
6 mA
I
OL
=
8 mA
Input leakage current
3-state output OFF state current
Power-off leakage current
Quiescent supply current
I
IN
I
OZ
I
OFF
I
CC
V
IN
=
0 to 3.6 V
V
IN
=
V
IH
or V
IL
V
OUT
=
0 to 3.6 V
V
IN
, V
OUT
=
0 to 3.6 V
V
IN
=
V
CC
or GND
V
CC
<
(V
IN
, V
OUT
)
<
3.6 V
=
=
2.3 to 2.7
2.3
2.3
2.3
2.3 to 2.7
2.3
2.3
2.3 to 2.7
2.3 to 2.7
0
2.3 to 2.7
2.3 to 2.7
V
CC
−
0.2
2.0
1.8
1.7
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
V
0.2
0.4
0.6
±
5.0
±
10.0
μ
A
μ
A
μ
A
μ
A
10.0
20.0
±
20.0
5
2007-10-19
京公网安备 11010802033920号
EEWORLD
