• SerDes associated with unused ports are turned-off
• SerDes associated with unused lanes are placed in a low
power state
54 General Purpose I/O
Reliability, Availability and Serviceability (RAS)
ECRC support
AER on all ports
SECDED ECC protection on all internal RAMs
End-to-end data path parity protection
Checksum Serial EEPROM content protected
Autonomous link reliability (preserves system operation in the
presence of faulty links)
–
Ability to generate an interrupt (INTx or MSI) on link up/down
transitions
Test and Debug
–
On-chip link activity and status outputs available for several
ports including the upstream ports
–
Per port link activity and status outputs available using
external I
2
C I/O expander for all remaining ports
–
SerDes test modes
–
Supports IEEE 1149.6 AC JTAG and IEEE 1149.1 JTAG
–
–
–
–
–
–
Power Supplies
–
Requires only two power supply voltages (1.0 V and 2.5 V)
Note that a 3.3V is preferred for V
DD
I/O
–
No power sequencing requirements
Packaged in a 35mm x 35mm 1156-ball Flip Chip BGA with
1mm ball spacing
Product Description
Utilizing standard PCI Express interconnect, the PES48H12AG2
provides the most efficient fan-out solution for applications requiring
high throughput, low latency, and simple board layout with a minimum
number of board layers. It provides 48 GBps (384 Gbps) of aggregated,
full-duplex switching capacity through 48 integrated serial lanes, using
proven and robust IDT technology. Each lane provides 5 GT/s of band-
width in both directions and is fully compliant with PCI Express Base
Specification, Revision 2.0.
The PES48H12AG2 is based on a flexible and efficient layered
architecture. The PCI Express layer consists of SerDes, Physical, Data
Link and Transaction layers in compliance with PCI Express Base spec-
ification Revision 2.0. The PES48H12AG2 can operate either as a store
and forward or cut-through switch. It supports eight Traffic Classes
(TCs) and one Virtual Channel (VC) with sophisticated resource
management to enable efficient switching and I/O connectivity for
servers, storage, and embedded processors with limited connectivity.
The PES48H12AG2 is a
partitionable
PCIe switch. This means that
in addition to operating as a standard PCI express switch, the
PES48H12AG2 ports may be partitioned into groups that logically
operate as completely independent PCIe switches.
Figure 2
illustrates a
three partition PES48H12AG2 configuration.
2 of 59
December 12, 2013
IDT 89HPES48H12AG2 Datasheet
Block Diagram
x8/x4/x2/x1
x8/x4/x2/x1
x8/x4/x2/x1
SerDes
DL/Transaction Layer
SerDes
DL/Transaction Layer
SerDes
DL/Transaction Layer
Route Table
Port
Arbitration
12-Port Switch Core
Frame Buffer
Scheduler
DL/Transaction Layer
DL/Transaction Layer
DL/Transaction Layer
SerDes
SerDes
SerDes
x8/x4/x2/x1
x8/x4/x2/x1
x8/x4/x2/x1
48 PCI Express Lanes
Up to 6 x8 ports or 12 x4 Ports
Figure 1 Internal Block Diagram
Partition 1
Upstream Port
Partition 2
Upstream Port
Partition 3
Upstream Port
P2P
Bridge
P2P
Bridge
P2P
Bridge
Partition 1 – Virtual PCI Bus
Partition 2 – Virtual PCI Bus
Partition 3 – Virtual PCI Bus
P2P
Bridge
P2P
Bridge
P2P
Bridge
P2P
Bridge
P2P
Bridge
P2P
Bridge
P2P
Bridge
P2P
Bridge
Partition 1
Downstream Ports
Partition 2
Downstream Ports
Partition 3
Downstream Ports
Figure 2 Example of Usage of Switch Partitioning
SMBus Interface
The PES48H12AG2 contains two SMBus interfaces. The slave interface provides full access to the configuration registers in the PES48H12AG2,
allowing every configuration register in the device to be read or written by an external agent. The master interface allows the default configuration
register values of the PES48H12AG2 to be overridden following a reset with values programmed in an external serial EEPROM. The master interface
is also used by an external Hot-Plug I/O expander.
3 of 59
December 12, 2013
IDT 89HPES48H12AG2 Datasheet
Six pins make up each of the two SMBus interfaces. These pins consist of an SMBus clock pin, an SMBus data pin, and 4 SMBus address pins. In
the slave interface, these address pins allow the SMBus address to which the device responds to be configured. In the master interface, these
address pins allow the SMBus address of the serial configuration EEPROM from which data is loaded to be configured. The SMBus address is set up
on negation of PERSTN by sampling the corresponding address pins. When the pins are sampled, the resulting address is assigned as shown in
Table 1.
Bit
1
2
3
4
5
6
7
Slave
SMBus
Address
SSMBADDR[1]
SSMBADDR[2]
SSMBADDR[3]
0
SSMBADDR[5]
1
1
Master
SMBus
Address
MSMBADDR[1]
MSMBADDR[2]
MSMBADDR[3]
MSMBADDR[4]
1
0
1
Table 1 Master and Slave SMBus Address Assignment
As shown in
Figure 3,
the master and slave SMBuses may only be used in a split configuration.
Switch
Processor
SMBus
Master
...
Other
SMBus
Devices
SSMBCLK
SSMBDAT
MSMBCLK
MSMBDAT
Serial
EEPROM
Hot-Plug
I/O
Expander
Figure 3 Split SMBus Interface Configuration
The switch’s SMBus master interface does not support SMBus arbitration. As a result, the switch’s SMBus master must be the only master in the
SMBus lines that connect to the serial EEPROM and I/O expander slaves. In the split configuration, the master and slave SMBuses operate as two
independent buses; thus, multi-master arbitration is not required.
Hot-Plug Interface
The PES48H12AG2 supports PCI Express Hot-Plug on each downstream port. To reduce the number of pins required on the device, the
PES48H12AG2 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. Following reset
and configuration, whenever the state of a Hot-Plug output needs to be modified, the PES48H12AG2 generates an SMBus transaction to the I/O
expander with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on
the IOEXPINTN input pin (alternate function of GPIO) of the PES48H12AG2. In response to an I/O expander interrupt, the PES48H12AG2 generates
an SMBus transaction to read the state of all of the Hot-Plug inputs from the I/O expander.
4 of 59
December 12, 2013
IDT 89HPES48H12AG2 Datasheet
General Purpose Input/Output
The PES48H12AG2 provides 54 General Purpose Input/Output (GPIO) pins that may be used by the system designer as bit I/O ports. Each GPIO
pin may be configured independently as an input or output through software control. Some GPIO pins are shared with other on-chip functions. These
alternate functions may be enabled via software, SMBus slave interface, or serial configuration EEPROM.
Pin Description
The following tables list the functions of the pins provided on the PES48H12AG2. Some of the functions listed may be multiplexed onto the same
pin. The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero
(low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
Signal
PE00RP[3:0]
PE00RN[3:0]
PE00TP[3:0]
PE00TN[3:0]
PE01RP[3:0]
PE01RN[3:0]
PE01TP[3:0]
PE01TN[3:0]
PE02RP[3:0]
PE02RN[3:0]
PE02TP[3:0]
PE02TN[3:0]
PE03RP[3:0]
PE03RN[3:0]
PE03TP[3:0]
PE03TN[3:0]
PE04RP[3:0]
PE04RN[3:0]
PE04TP[3:0]
PE04TN[3:0]
PE05RP[3:0]
PE05RN[3:0]
PE05TP[3:0]
PE05TN[3:0]
PE06RP[3:0]
PE06RN[3:0]
PE06TP[3:0]
PE06TN[3:0]
Type
I
O
I
Name/Description
PCI Express Port 0 Serial Data Receive.
Differential PCI Express receive
pairs for port 0.
PCI Express Port 0 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 0.
PCI Express Port 1 Serial Data Receive.
Differential PCI Express receive
pairs for port 1. When port 0 is merged with port 1, these signals become
port 0 receive pairs for lanes 4 through 7.
PCI Express Port 1 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 1. When port 0 is merged with port 1, these signals
become port 0 transmit pairs for lanes 4 through 7.
PCI Express Port 2 Serial Data Receive.
Differential PCI Express receive
pairs for port 2.
PCI Express Port 2 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 2.
PCI Express Port 3 Serial Data Receive.
Differential PCI Express receive
pairs for port 3. When port 2 is merged with port 3, these signals become
port 2 receive pairs for lanes 4 through 7.
PCI Express Port 3 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 3. When port 2 is merged with port 3, these signals
become port 2 transmit pairs for lanes 4 through 7.
PCI Express Port 4 Serial Data Receive.
Differential PCI Express receive
pairs for port 4.
PCI Express Port 4 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 4.
PCI Express Port 5 Serial Data Receive.
Differential PCI Express receive
pairs for port 5. When port 4 is merged with port 5, these signals become
port 4 receive pairs for lanes 4 through 7.
PCI Express Port 5 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 5. When port 4 is merged with port 5, these signals
become port 4 transmit pairs for lanes 4 through 7.
How to write a testbench summary (very practical summary)1. Setting incentivesThe input stimulus corresponding to the module under test is set to reg type, the output is set to wire type, and the bidi...
I believe that engineers are familiar with infrared thermal imagers. However, during the purchase and use process, everyone always has various questions. We have selected 10 most representative questi...
Actual combat! In the last lecture, we learned about the IO port allocation of EASY-M0806R and the pins of various LEDs. Now we will start to write our driver code step by step~ The first is the INIT_...
Last time we talked about the creation of idle tasks:
OSTaskCreate(OSTaskIdle, (void *)0, OSTaskIdleStk[0], OS_IDLE_PRIO); // Create an idle task
The creation of the idle task is completed by calling ...
With the booming electronics industry, vision systems have become a leader in the electronics automation sector. However, the delicate nature of electronic products often affects product yields due...[Details]
EtherCAT (Ethernet for Control Automation Technology) is a real-time industrial fieldbus communication protocol based on an Ethernet-based development framework. EtherCAT is one of the fastest indu...[Details]
1. Project Overview
1.1 Introduction
Currently, most music files are saved in MP3 format, a lossy audio compression format that cannot perfectly reproduce the original music. With the exp...[Details]
On August 24th, media outlets reported, citing sources, that NavInfo, a listed company on the A-share market, is nearing completion in its acquisition of the intelligent driving c...[Details]
In recent years, the government has increasingly supported electric vehicles, and the number of electric vehicles has increased. Observant drivers will notice that there are many more green license...[Details]
Limited vocabulary recognition
According to the number of characters, words or short sentences in the vocabulary, it can be roughly divided into: less than 100 is small vocabulary; 100-1000 is...[Details]
Capable of providing precise and efficient thermal management for artificial intelligence computing power, intelligent sensing and autonomous driving systems
Shenzhen, ...[Details]
1. Introduction
Electronic scales are gradually replacing traditional measuring tools like springs and balances in everyday life, such as electronic price computing scales and electronic weigh...[Details]
Zos Automotive Research Institute released the "2025
Smart Cockpit
Tier 1 Research Report (Domestic Edition)."
This report analyzes the operating conditions of more than a dozen ...[Details]
introduction
According to the China Fire Statistics Yearbook, electrical fires accounted for more than 30% of fire accidents in the past decade, and the trend is increasing year by year. They ...[Details]
Learned the following information.
Customer product: industrial computer motherboard
Glue application area: CPU/BGA filling
Glue color requirements: black or t...[Details]
According to Nikkei, Japan has performed poorly in responding to China's power semiconductor challenges.
There are five major companies in Japan's power chip market: Mitsubishi Electric,...[Details]
Preface
Low-voltage motors are widely used in nonferrous metallurgical plants. Their abnormal operation not only impacts normal production but can also threaten human life. Therefore, providin...[Details]
There are more and more electric vehicles. Recently, I have heard some news about electric vehicles performing poorly in winter. I would like to briefly introduce whether heat pump technology is mo...[Details]
As the range of electric vehicles continues to increase, driving electric vehicles for long-distance travel has become a trend. For high-speed travel, how much impact will high-speed driving of ele...[Details]
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
