AT45DB041B-SC datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> AT45DB041B-SC

AT45DB041B-SC: DescriptionNOR Flash 4MBIT WAFER 7 MIL - 2.7V COM TEMP; Categorystorage; File Size414KB，36 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com

Download Datasheet Parametric Compare View All

AT45DB041B-SC Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	AT45DB041B-SC	-	-	View	Buy Now

AT45DB041B-SC Overview

NOR Flash 4MBIT WAFER 7 MIL - 2.7V COM TEMP

AT45DB041B-SC Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Microchip
Product Category	NOR Flash
RoHS	N
Mounting Style	SMD/SMT
Package / Case	SOIC-8
Memory Size	4 Mbit
Maximum Clock Frequency	20 MHz
Interface Type	SPI
Organization	512 k x 8
Timing Type	Synchronous
Data Bus Width	8 bit
Supply Voltage - Min	2.7 V
Supply Voltage - Max	3.6 V
Supply Current - Max	10 mA
Minimum Operating Temperature	0 C
Maximum Operating Temperature	+ 70 C
Memory Type	NOR
Speed	20 MHz
Architecture	Sector
Standard	Not Supported
Factory Pack Quantity	95
Unit Weight	0.019048 oz

Preview

Download Datasheet

View All

Features

•

Single 2.5V - 3.6V or 2.7V - 3.6V Supply

Serial Peripheral Interface (SPI) Compatible

20 MHz Max Clock Frequency

Page Program Operation

– Single Cycle Reprogram (Erase and Program)

– 2048 Pages (264 Bytes/Page) Main Memory

Supports Page and Block Erase Operations

Two 264-byte SRAM Data Buffers – Allows Receiving of Data

while Reprogramming the Flash Memory Array

Continuous Read Capability through Entire Array

– Ideal for Code Shadowing Applications

Low Power Dissipation

– 4 mA Active Read Current Typical

– 2 µA CMOS Standby Current Typical

Hardware Data Protection Feature

5.0V-tolerant Inputs: SI, SCK, CS, RESET, and WP Pins

Commercial and Industrial Temperature Ranges

Green (Pb/Halide-free/RoHS Compliant) Package Options

•

4-megabit

2.5-volt or

2.7-volt

DataFlash

AT45DB041B

1. Description

The AT45DB041B is an SPI compatible serial interface Flash memory ideally suited

for a wide variety of digital voice-, image-, program code- and data-storage applica-

tions. Its 4,325,376 bits of memory are organized as 2048 pages of 264 bytes each. In

addition to the main memory, the AT45DB041B also contains two SRAM data buffers

of 264 bytes each.

The buffers allow receiving of data while a page in the main memory is being repro-

grammed, as well as reading or writing a continuous data stream. EEPROM emulation

(bit or byte alterability) is easily handled with a self-contained three step Read-Modify-

Write operation. Unlike conventional Flash memories that are accessed randomly with

multiple address lines and a parallel interface, the DataFlash uses a SPI serial inter-

face to sequentially access its data. DataFlash supports SPI mode 0 and mode 3. The

simple serial interface facilitates hardware layout, increases system reliability, mini-

mizes switching noise, and reduces package size and active pin count. The device is

optimized for use in many commercial and industrial applications where high density,

low pin count, low voltage, and low power are essential. The device operates at clock

frequencies up to 20 MHz with a typical active read current consumption of 4 mA.

To allow for simple in-system reprogrammability, the AT45DB041B does not require

high input voltages for programming. The device operates from a single power supply,

2.5V to 3.6V or 2.7V to 3.6V, for both the program and read operations. The

AT45DB041B is enabled through the chip select pin (CS) and accessed via a three-

wire interface consisting of the Serial Input (SI), Serial Output (SO), and the Serial

Clock (SCK).

All programming cycles are self-timed, and no separate erase cycle is required before

programming.

3443D–DFLSH–2/08

For New

Designs Use

AT45DB041D

5. Device Operation

The device operation is controlled by instructions from the host processor. The list of instructions

and their associated opcodes are contained in Tables 1 through 4. A valid instruction starts with

the falling edge of CS followed by the appropriate 8-bit opcode and the desired buffer or main

memory address location. While the CS pin is low, toggling the SCK pin controls the loading of

the opcode and the desired buffer or main memory address location through the SI (serial input)

pin. All instructions, addresses and data are transferred with the most significant bit (MSB) first.

Buffer addressing is referenced in the datasheet using the terminology BFA8 - BFA0 to denote

the nine address bits required to designate a byte address within a buffer. Main memory

addressing is referenced using the terminology PA10 - PA0 and BA8 - BA0 where PA10 - PA0

denotes the 11 address bits required to designate a page address and BA8 - BA0 denotes the

nine address bits required to designate a byte address within the page.

5.1

Read Commands

By specifying the appropriate opcode, data can be read from the main memory or from either

one of the two data buffers. The DataFlash supports two categories of read modes in relation to

the SCK signal. The differences between the modes are in respect to the inactive state of the

SCK signal as well as which clock cycle data will begin to be output. The two categories, which

are comprised of four modes total, are defined as Inactive Clock Polarity Low or Inactive Clock

Polarity High and SPI Mode 0 or SPI Mode 3. A separate opcode (refer to

Table 5-3 on page 10

for a complete list) is used to select which category will be used for reading. Please refer to the

“Detailed Bit-level Read Timing” diagrams in this datasheet for details on the clock cycle

sequences for each mode.

5.1.1

Continuous Array Read

By supplying an initial starting address for the main memory array, the Continuous Array Read

command can be utilized to sequentially read a continuous stream of data from the device by

simply providing a clock signal; no additional addressing information or control signals need to

be provided. The DataFlash incorporates an internal address counter that will automatically

increment on every clock cycle, allowing one continuous read operation without the need of

additional address sequences. To perform a continuous read, an opcode of 68H or E8H must be

clocked into the device followed by 24 address bits and 32 don’t care bits. The first four bits of

the 24-bit address sequence are reserved for upward and downward compatibility to larger and

smaller density devices (see Notes under “Command Sequence for Read/Write Operations” dia-

gram). The next 11 address bits (PA10 - PA0) specify which page of the main memory array to

read, and the last nine bits (BA8 - BA0) of the 24-bit address sequence specify the starting byte

address within the page. The 32 don’t care bits that follow the 24 address bits are needed to ini-

tialize the read operation. Following the 32 don’t care bits, additional clock pulses on the SCK

pin will result in serial data being output on the SO (serial output) pin.

The CS pin must remain low during the loading of the opcode, the address bits, the don’t care

bits, and the reading of data. When the end of a page in main memory is reached during a Con-

tinuous Array Read, the device will continue reading at the beginning of the next page with no

delays incurred during the page boundary crossover (the crossover from the end of one page to

the beginning of the next page). When the last bit in the main memory array has been read, the

device will continue reading back at the beginning of the first page of memory. As with crossing

over page boundaries, no delays will be incurred when wrapping around from the end of the

array to the beginning of the array.

AT45DB041B

3443D–DFLSH–2/08

AT45DB041B

A low-to-high transition on the CS pin will terminate the read operation and tri-state the SO pin.

The maximum SCK frequency allowable for the Continuous Array Read is defined by the f

CAR

specification. The Continuous Array Read bypasses both data buffers and leaves the contents

of the buffers unchanged.

5.1.2

Main Memory Page Read

A Main Memory Page Read allows the user to read data directly from any one of the 2048 pages

in the main memory, bypassing both of the data buffers and leaving the contents of the buffers

unchanged. To start a page read, an opcode of 52H or D2H must be clocked into the device fol-

lowed by 24 address bits and 32 don’t care bits. The first four bits of the 24-bit address

sequence are reserved bits, the next 11 address bits (PA10 - PA0) specify the page address,

and the next nine address bits (BA8 - BA0) specify the starting byte address within the page.

The 32 don’t care bits which follow the 24 address bits are sent to initialize the read operation.

Following the 32 don’t care bits, additional pulses on SCK result in serial data being output on

the SO (serial output) pin. The CS pin must remain low during the loading of the opcode, the

address bits, the don’t care bits, and the reading of data. When the end of a page in main mem-

ory is reached during a Main Memory Page Read, the device will continue reading at the

beginning of the same page. A low-to-high transition on the CS pin will terminate the read oper-

ation and tri-state the SO pin.

Buffer Read

Data can be read from either one of the two buffers, using different opcodes to specify which

buffer to read from. An opcode of 54H or D4H is used to read data from buffer 1, and an opcode

of 56H or D6H is used to read data from buffer 2. To perform a Buffer Read, the eight bits of the

opcode must be followed by 15 don’t care bits, nine address bits, and eight don’t care bits. Since

the buffer size is 264 bytes, nine address bits (BFA8 - BFA0) are required to specify the first byte

of data to be read from the buffer. The CS pin must remain low during the loading of the opcode,

the address bits, the don’t care bits, and the reading of data. When the end of a buffer is

reached, the device will continue reading back at the beginning of the buffer. A low-to-high tran-

sition on the CS pin will terminate the read operation and tri-state the SO pin.

5.1.4

Status Register Read

The status register can be used to determine the device’s Ready/Busy status, the result of a

Main Memory Page to Buffer Compare operation, or the device density. To read the status reg-

ister, an opcode of 57H or D7H must be loaded into the device. After the last bit of the opcode is

shifted in, the eight bits of the status register, starting with the MSB (bit 7), will be shifted out on

the SO pin during the next eight clock cycles. The five most significant bits of the status register

will contain device information, while the remaining three least-significant bits are reserved for

future use and will have undefined values. After bit 0 of the status register has been shifted out,

the sequence will repeat itself (as long as CS remains low and SCK is being toggled) starting

again with bit 7. The data in the status register is constantly updated, so each repeating

sequence will output new data.

5.1.3

Table 5-1.

Bit 7

RDY/BUSY

Status Register Format

Bit 6

COMP

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

3443D–DFLSH–2/08

AT45DB041B-SC Related Products

	AT45DB041B-SC	AT45DB041B-RC	AT45DB041B-RI
Description	NOR Flash 4MBIT WAFER 7 MIL - 2.7V COM TEMP	NOR Flash 4M bit	NOR Flash 4M bit
Product Attribute	Attribute Value	Attribute Value	Attribute Value
Manufacturer	Microchip	Microchip	Microchip
Product Category	NOR Flash	NOR Flash	NOR Flash
RoHS	N	N	N
Mounting Style	SMD/SMT	SMD/SMT	SMD/SMT
Package / Case	SOIC-8	SOIC-28	SOIC-28
Memory Size	4 Mbit	4 Mbit	4 Mbit
Maximum Clock Frequency	20 MHz	20 MHz	20 MHz
Interface Type	SPI	SPI	SPI
Organization	512 k x 8	512 k x 8	512 k x 8
Timing Type	Synchronous	Synchronous	Synchronous
Data Bus Width	8 bit	8 bit	8 bit
Supply Voltage - Min	2.7 V	2.7 V	2.7 V
Supply Voltage - Max	3.6 V	3.6 V	3.6 V
Supply Current - Max	10 mA	10 mA	10 mA
Minimum Operating Temperature	0 C	0 C	- 40 C
Maximum Operating Temperature	+ 70 C	+ 70 C	+ 85 C
Memory Type	NOR	NOR	NOR
Speed	20 MHz	20 MHz	20 MHz
Architecture	Sector	Sector	Sector
Standard	Not Supported	Not Supported	Not Supported
Factory Pack Quantity	95	26	26
Unit Weight	0.019048 oz	0.078125 oz	0.078125 oz

Recommended Resources

One of the voltage stabilizing circuits with auxiliary power supply and overcurrent protection

DC motor excitation current

4 output stages (5V/6V/9V/12V) DC regulated power supply circuit diagram

YN5203-M6 decoding circuit

Separately excited DC motor loss of excitation protection

Touch switch circuit

Recruitment, Nanjing: Recruitment, Nanjing ZTE. Programming under VxWorks. Three years of work experience for undergraduates, one year of work experience for postgraduates. If interested, please send your resume to helenhl...; tudi Embedded System

Electromagnetic compatibility system design for broadband VHF radar: Abstract: The electromagnetic compatibility of the broadband, multi-frequency, dual-system VHF radar system and the environmental electromagnetic compatibility with external civilian frequency resourc...; JasonYoo Test/Measurement

Questions about J-Link: Today I am using Keil V4.6. When I was setting up J-Link after power on, there was a prompt to upgrade, but I ignored it and just clicked on it. After that, the following situation appeared during the...; 烟波钓徒 stm32/stm8

PCB High-Speed Design Guidelines: See if it helps you guys....; kechenwei PCB Design

fpga problem help: [align=center]:) I am a novice, a novice in FPGA. I have a project on hand, which is a system to display the height, but the height sensor outputs a frequency signal, as shown in the figure below[alig...; ccs4 FPGA/CPLD

Ask about MSP430F449 ADC power consumption: I use MSP430F449 to collect 1 channel NTC and CPU power supply voltage, using serial channel multiple conversion mode and AD interrupt sampling. The power consumption of AD is about 0.5mA. Is there an...; myzhlzhang Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components