EEWORLDEEWORLDEEWORLD

Part Number

Search

18V512SC

Description
128K X 8 CONFIGURATION MEMORY, 15 ns, PQCC20
Categorystorage   
File Size258KB,25 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

18V512SC Overview

128K X 8 CONFIGURATION MEMORY, 15 ns, PQCC20

18V512SC Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals20
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage3.6 V
Minimum supply/operating voltage3 V
Rated supply voltage3.3 V
maximum access time15 ns
Processing package descriptionPLASTIC, LCC-20
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeCHIP CARRIER
surface mountYes
Terminal formJ BEND
Terminal spacing1.27 mm
terminal coatingTIN LEAD
Terminal locationQUAD
Packaging MaterialsPLASTIC/EPOXY
Temperature levelINDUSTRIAL
memory width8
organize128K X 8
storage density1.05E6 deg
operating modeSYNCHRONOUS
Number of digits131072 words
Number of digits128K
Memory IC typeCONFIGURATION MEMORY
serial parallelPARALLEL/SERIAL
— PRODUCT OBSOLETE / UNDER OBSOLESCENCE —
25
R
XC18V00 Series In-System-Programmable
Configuration PROMs
Product Specification
DS026 (v6.0) August 5, 2015
0
Features
In-System Programmable 3.3V PROMs for
Configuration of Xilinx FPGAs
Low-Power Advanced CMOS FLASH Process
Dual Configuration Modes
Endurance of 20,000 Program/Erase Cycles
Program/Erase Over Full Industrial Voltage and
Temperature Range (–40
°
C to +85
°
C)
Serial Slow/Fast Configuration (up to 33 MHz)
Parallel (up to 264 Mb/s at 33 MHz)
IEEE Std 1149.1 Boundary-Scan (JTAG) Support
JTAG Command Initiation of Standard FPGA
Configuration
Simple Interface to the FPGA
Cascadable for Storing Longer or Multiple Bitstreams
5V-Tolerant I/O Pins Accept 5V, 3.3V and 2.5V Signals
3.3V or 2.5V Output Capability
Design Support Using the Xilinx ISE™ Foundation™
Software Packages
Available in PC20, SO20, PC44, and VQ44 Packages
Lead-Free (Pb-Free) Packaging
Description
Xilinx introduces the XC18V00 series of in-system
programmable configuration PROMs (Figure
1).
Devices in
this 3.3V family include a 4-megabit, a 2-megabit, a
1-megabit, and a 512-kilobit PROM that provide an easy-to-
use, cost-effective method for reprogramming and storing
Xilinx FPGA configuration bitstreams.
When the FPGA is in Master Serial mode, it generates a
configuration clock that drives the PROM. A short access
time after CE and OE are enabled, data is available on the
PROM DATA (D0) pin that is connected to the FPGA DIN
pin. New data is available a short access time after each
rising clock edge. The FPGA generates the appropriate
number of clock pulses to complete the configuration. When
the FPGA is in Slave Serial mode, the PROM and the FPGA
are clocked by an external clock.
X-Ref Target - Figure 1
When the FPGA is in Master SelectMAP mode, the FPGA
generates a configuration clock that drives the PROM. When
the FPGA is in Slave Parallel or Slave SelectMAP mode, an
external oscillator generates the configuration clock that
drives the PROM and the FPGA. After CE and OE are
enabled, data is available on the PROM’s DATA (D0-D7)
pins. New data is available a short access time after each
rising clock edge. The data is clocked into the FPGA on the
following rising edge of the CCLK. A free-running oscillator
can be used in the Slave Parallel or Slave SelecMAP modes.
Multiple devices can be cascaded by using the CEO output
to drive the CE input of the following device. The clock
inputs and the DATA outputs of all PROMs in this chain are
interconnected. All devices are compatible and can be
cascaded with other members of the family or with the
XC17V00 one-time programmable serial PROM family.
OE/RESET
CLK
CE
TCK
TMS
TDI
TDO
Control
and
JTAG
Interface
Data
CEO
Memory
Address
Data
Serial
or
Parallel
Interface
D0 DATA
Serial or Parallel Mode
7
D[1:7]
Parallel Interface
CF
DS026_01_040204
Figure 1:
XC18V00 Series Block Diagram
© 1999–2008, 2015 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in
the United States and other countries.
DS026 (v6.0) August 5, 2015
Product Specification
www.xilinx.com
1
Recommended: An absolutely classic free tutorial on basic Linux driver development
I recently browsed the forum and found a good thing, a series of free tutorials on basic Linux driver development. It is absolutely classic and worth collecting!...
sunplusedu2012a Linux and Android
Is there any temperature control routine for STM32? Urgent!!!
Thank you! It would be better to give more detailed procedures...
rodney2pk stm32/stm8
Switching Power Supply Design Guide
...
邑大小卒 Power technology
Ask about the BSPmainstone3 of PXA270 processor
I would like to ask you: Regarding the BSP of PXA270 processor: [b]mainstone3[/b]: I downloaded wince50---bsp from Shengbo: Looking at the folder structure, it should be mainstone3. This BSP extracts ...
jswx15 Embedded System
TNY277PN Design Issues
I designed a 5V 2.5A power supply with reference to that software, but the software prompts to use EE19 transformer, but the coil is wound at 1.2 feet and 5.6 feet. I don't understand why? Please let ...
sgmbeyond Power technology
Problems with check bits and check bytes in serial communication
How do I set the check bit for each byte in the microcontroller? What algorithm is more reasonable to calculate the check byte of a frame of data?...
jebelwoo Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 846  2721  2687  1059  364  18  55  22  8  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号