74010G-17F-2SA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The connector> 74010G-17F-2SA

74010G-17F-2SA: DescriptionMIL Series Connector, 39 Contact(s), Female, Crimp Terminal, Receptacle; CategoryThe connector; File Size63KB，1 Pages; ManufacturerHiRel Connectors Inc; Websitehttps://hirelco.net

Download Datasheet Parametric View All

74010G-17F-2SA Overview

MIL Series Connector, 39 Contact(s), Female, Crimp Terminal, Receptacle

74010G-17F-2SA Parametric

Parameter Name	Attribute value
Maker	HiRel Connectors Inc
Reach Compliance Code	unknown
ECCN code	EAR99
Is Samacsys	N
Other features	STANDARD: MIL-DTL-38999
Back shell type	SOLID
Body/casing type	RECEPTACLE
Connector type	MIL SERIES CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	FEMALE
Coupling type	BAYONET
DIN compliance	NO
empty shell	NO
Environmental characteristics	ENVIRONMENT RESISTANT
Filter function	NO
IEC compliance	NO
MIL compliance	YES
Manufacturer's serial number	74010G
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	YES
Installation type	PANEL
Options	GENERAL PURPOSE
Shell surface	ELECTROLESS NICKEL PLATED
Housing size	17
Termination type	CRIMP
Total number of contacts	39
Base Number Matches	1

Preview

Download Datasheet

View All

MS27468

Jam Nut Mount Environment Resisting Receptacle

MIL-DTL-38999

Series I Receptacles

.915±.005 [23.24±0.13]

.125/.062 [3.18/1.57]

(PANEL THICKNESS)

ØDD

(MAX)

O Flat ØD

M Thd

O-Ring

(Class T only)

VV Thd

SHELL

SIZE

+.001/-.005

ØD

ØDD

±.016

[±0.41]

+.011/-.010

[+0.28/-0.25

.109 [2.77]

.140 [3.56]

MAX

.328 [8.33]

M Thd O Flat

CLASS 2A

UNEF

.6875-24

.8125-20

1.0000-20

1.1250-18

1.2500-18

1.3750-18

1.5000-18

1.6250-18

1.7500-18

+.000/-.010

[+0.00/-0.25]

±.016

[±0.41]

VV Thd

CLASS 2A

UNEF

.4375-28

.5625-24

.6875-24

.8125-20

.9375-20

1.0625-18

1.1875-18

1.3125-18

1.4375-18

[+0.03/-0.13]

.572 [14.53] 1.188 [30.18]

.700 [17.78] 1.375 [34.93]

.850 [21.59] 1.500 [38.10]

.975 [24.77] 1.625 [41.28]

1.100 [27.94] 1.750 [44.45]

1.207 [30.66] 1.938 [49.23]

1.332 [33.83] 2.062 [52.37]

1.457 [37.01] 2.188 [55.58]

1.582 [40.18] 2.312 [58.72]

.655 [16.64] 1.062 [26.97]

.755 [19.18] 1.250 [31.75]

.942 [23.93] 1.375 [34.93]

1.066 [27.08] 1.500 [38.10]

1.191 [30.25] 1.625 [41.28]

1.316 [33.43] 1.812 [46.02]

1.441 [36.60] 2.062 [52.37]

1.566 [39.78] 2.188 [55.58]

1.691 [42.95] 2.312 [58.72]

DIMENSIONS ARE IN INCHES [MILLIMETERS]

United States

– 760 W. Wharton Drive, Claremont CA. 91711

▪

Ph: 909-626-1820

▪

FAX: 909-399-0626

▪

Web:

www.HIRELCO.com

Europe

– 5 Rue Des Longues Raies, Z.I. Des Garennes, 78440; Gargenville, France

▪

Ph: 33(0) 1-309-38999 or U.K. 44(0)1-980-843887

▪

FAX 33(0) 1-309-38913

▪

Web:

www.HIRELCO.com

A-14

Recommended Resources

Various DA converters with simple structure c

LS7260 three-phase full-wave output circuit

Constant voltage current limiting charger circuit diagram

STK086 audio IC circuit diagram

Circuit diagram for changing operating mode using transfer switch

Circuit diagram: Fat analyzer circuit schematic_page_4

How to determine whether CAPSLOCK is triggered in wince?: RT...........How to determine whether CAPSLOCK is triggered in wince?...; 672192076 Embedded System

g2553 launchpad spi communicates with 12-bit DA... Asking for expert advice: Can spi8-bit be sent twice to communicate with DA… When I did it myself, the waveform on the oscilloscope was fine, but there was no data output… I set DA’s B output, but both AB outputs, which should...; 宇文玉骢 Microcontroller MCU

How to achieve real-time update of dot matrix screen content: I want to make a dot matrix display system, and I need to be able to update the displayed content. I don't know how to write the host computer, so I don't know what other methods I can use? ? ? Help! ...; merlong stm32/stm8

About SDIO device clock settings: 各位，我想设置SDIO的clock。以下是ntddsd.h中的一段。//// Definitions for properties used in Get/Set Property requests//// The bus driver version where any given property was introduced is// indicated as a comment to th...; chenli_502 Embedded System

【Design Tools】Detailed Explanation of the Latest Features of Xilinx ISE12 Design Suite: ISE12 Design Suite is a tool suite optimized for productivity for Virtex-6 and Spartan-6 FPGA series, which has made breakthrough progress in reducing power consumption and cost. As the only design su...; GONGHCU FPGA/CPLD

2=Newbie comes with questions again~~~: If MCLK is LFXT1CLK, i.e. 32768Hz, BCSCTL2=SELM_3 should be used; Why is the io port interrupt the same with or without delay? MCLK should be DCOCLK by default. Is it because I haven't set it up yet? ...; manu2013 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components