EEWORLDEEWORLDEEWORLD

Part Number

Search

MB95F334KPMC-G-SNE2

Description
8-bit Microcontrollers - MCU MM MCU
Categorysemiconductor    The embedded processor and controller   
File Size3MB,66 Pages
ManufacturerCypress Semiconductor
Environmental Compliance
Download Datasheet Parametric View All

MB95F334KPMC-G-SNE2 Online Shopping

Suppliers Part Number Price MOQ In stock  
MB95F334KPMC-G-SNE2 - - View Buy Now

MB95F334KPMC-G-SNE2 Overview

8-bit Microcontrollers - MCU MM MCU

MB95F334KPMC-G-SNE2 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerCypress Semiconductor
Product Category8-bit Microcontrollers - MCU
RoHSDetails
Mounting StyleSMD/SMT
CoreF2MC-8FX
Data Bus Width8 bit
Maximum Clock Frequency16.25 MHz
Program Memory Size20 kB
Data RAM Size496 B
ADC Resolution8 bit/10 bit
Number of I/Os22 I/O
Operating Supply Voltage2 V to 3.6 V
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Interface TypeI2C, UART
PackagingTray
ProductMCU
Program Memory TypeFlash
Analog Supply Voltage2 V to 3.6 V
Moisture SensitiveYes
Number of ADC Channels6 Channel
Number of Timers/Counters2 x 8 bit / 16 bit
Processor SeriesMB95350L
Factory Pack Quantity250
Supply Voltage - Max3.6 V
Supply Voltage - Min2 V
Watchdog TimersWatchdog Timer
MB95F332H/F332K/F333H/F333K/F334H/F334K
F
2
MC-8FX MB95330H Series 8-bit Micro-
controllers
MB95330H is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers
of this series contain a variety of peripheral resources.
Features
F
2
MC-8FX CPU core
Instruction set optimized for controllers
I
2
C
1 channel
Built-in wake-up function
Multiplication and division instructions
16-bit arithmetic operations
Bit test branch instructions
Bit manipulation instructions, etc.
Selectable main clock source
Main OSC clock (up to 16.25 MHz, maximum machine clock
frequency: 8.125 MHz)
External clock (up to 32.5 MHz, maximum machine clock fre-
quency: 16.25 MHz)
Main CR clock (1/8/10/12.5 MHz ±2%, maximum machine
clock frequency: 12.5 MHz)
Selectable subclock source
Sub-OSC clock (32.768 kHz)
External clock (32.768 kHz)
Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)
8/16-bit composite timer
2 channels
8/16-bit PPG
3 channels
16-bit PPG
1 channel (can work independently or together
with the multi-pulse generator)
16-bit reload timer
1 channel (can work independently or
together with the multi-pulse generator)
Time-base timer
1 channel
Watch prescaler
1 channel
Full duplex double buffer
Capable of clock-asynchronous (UART) serial data transfer
and clock-synchronous (SIO) serial data transfer
Multi-pulse generator (MPG) (for DC
motor control)
1 channel
16-bit reload timer
1 channel
16-bit PPG timer
1 channel
Waveform sequencer (including a 16-bit timer equipped with a
buffer and a compare clear function)
Full duplex double buffer
Capable of clock-synchronous serial data transfer and
clock-asynchronous serial data transfer
Interrupt by edge detection (rising edge, falling edge, and both
edges can be selected)
Can be used to wake up the device from different low power
consumption (standby) modes
8-bit and 10-bit resolution can be chosen.
Stop mode
Sleep mode
Watch mode
Time-base timer mode
MB95F332H/F333H/F334H (maximum no. of I/O ports: 28)
Clock
LIN-UART
External interrupt
10 channels
Timer
8/10-bit A/D converter
8 channels
Low power consumption (standby) modes
UART/SIO
1 channel
I/O port
General-purpose I/O ports (N-ch open drain): 3
General-purpose I/O ports (CMOS I/O): 25
General-purpose I/O ports (N-ch open drain): 4
General-purpose I/O ports (CMOS I/O): 25
MB95F332K/F333K/F334K (maximum no. of I/O ports: 29)
Cypress Semiconductor Corporation
Document Number: 002-07522 Rev. *B
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised August 25, 2017
Design of MOSFET drive circuit for electric bicycle controller (not original)
[table=98%][tr][td][img]http://b.cnc.qzone.qq.com/ac/b.gif[/img] [align=center] [/align][img]http://b.cnc.qzone.qq.com/ac/b.gif[/img] [size=16px]Electric bicycles are environmentally friendly, energy-...
taojl2006 Industrial Control Electronics
Are the Verilog files edited in Quartus and Xilinx ISE environments compatible with each other?
Today, I copied the Verilog file that successfully checked the syntax in Quartus to the Xilinx ISE environment, but it reported a syntax error. I don't know why. I want to ask if the Verilog syntax st...
zw357234798 FPGA/CPLD
Design of Ethernet Controller Based on FPGA
I'm working on this graduation project recently, but it always fails when I simulate it, and there are also problems when I synthesize it. I wonder if any experts have relevant information, and some p...
楚楚动人 FPGA/CPLD
What are the characteristics of voice data?
RT, what are the characteristics of voice data packaging? Is there any special mark?...
ljm930103 DSP and ARM Processors
CCS4 28335 Flash Fill
[align=left][color=#000] CKFA burning program, Appcoed.bin requires the entire Flash space to be filled, the space of 28335 is 256k * 16, so the size of the generated appcode.bin should be 512k * 8. A...
applejuice102 Microcontroller MCU
EE Times China Blog
Hi everyone,I'm a researcher for EE Times (Electronic Engineering Times U.S. edition.) EE Times recently opened "the EE Times China Blog"http://www.eetimes.com/blog/news/archives/china/index.html;jses...
EETimes PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1035  653  1341  501  1920  21  14  27  11  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号