EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V5929B515NLGI

Description
Clock Generators & Support Products VersaClock 5 Low Pwr 200Mhz 100mW 0.7ps
Categorysemiconductor    Analog mixed-signal IC   
File Size340KB,27 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

5P49V5929B515NLGI Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V5929B515NLGI - - View Buy Now

5P49V5929B515NLGI Overview

Clock Generators & Support Products VersaClock 5 Low Pwr 200Mhz 100mW 0.7ps

5P49V5929B515NLGI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryClock Generators & Support Products
RoHSDetails
PackagingTray
Factory Pack Quantity490
Programmable Clock Generator
5P49V5929
DATASHEET
Description
The 5P49V5929 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDT’s fifth generation of programmable clock
technology (VersaClock
®
5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
Generates up to four independent output frequencies
High performance, low phase noise PLL, <0.7 ps RMS
typical phase jitter on outputs
Four fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
pair
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
Nine LVCMOS outputs, including one reference output
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 200MHz
– Crystal frequency range: 8MHz to 40MHz
Pin Assignment
OUT0_SEL_I2CB
Output frequency ranges:
– LVCMOS Clock Outputs – 1MHz to 200MHz
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output pair
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
Available in 24-pin VFQFPN 4mm x 4mm package
-40° to +85°C industrial temperature operation
V
DDO
0
V
DDO
1
OUT1
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
CLKSEL
24 23 22 21 20 19
1
18
2
3
4
5
6
7
8
9
17
OUT2
V
DDD
V
DDO
2
OUT3
OUT4
V
DDO
3
OUT5
OUT6
EPAD
GND
16
15
14
13
10 11 12
SEL1/SDA
SEL0/SCL
SD/OE
V
DDO
4
24-pin VFQFPN
5P49V5929 MARCH 3, 2017
1
©2017 Integrated Device Technology, Inc.
OUT7
OUT8
After the layer is locked, Blt returns DDERR_SURFACEBUSY. Who returns it?
Is there any lock when executing Blt? If yes, where is it added? There is no lock in HalBlt. When the layer is locked, the Blt operation directly returns DDERR_SURFACEBUSY without entering HalBlt oper...
friday505 Embedded System
msp430 is easy to use
Still using arm?[[i]This post was last edited by shzps on 2012-5-17 17:57[/i]]...
shzps Microcontroller MCU
Design and production of "voice song request station" based on Raspberry Pi
"Open source hardware" refers to "computer and electronic hardware designed in the same way as free and open source software". Currently, the more popular open source hardware is Arduino, Raspberry Pi...
他们逼我做卧底 Robotics Development
EMC/EMI Problems in LED Power Supply Design
[color=#000]Electromagnetic compatibility (EMC) is the study of the generation, propagation and reception of unexpected electromagnetic energy in electricity, as well as the harmful effects caused by ...
qwqwqw2088 Power technology
Friends who have used ARM to do CAN data transmission, please help me
I use sensors to collect data, and after A/D conversion, I use CAN to send the processed data. [/size] [size=18px]The data I collected is converted into a data range of 0.00 to 999. I extract the valu...
hgdyulei ARM Technology
How to transfer FPGA engineering designs to encryption
1. The first method is to use incremental compilation, treat your own design as a submodule or partition, and generate a QXP file after the design is completed and pass it to the partner. For the spec...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2863  1693  2366  1585  2459  58  35  48  32  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号