EEWORLDEEWORLDEEWORLD

Part Number

Search

72241L15JI8

Description
FIFO IDT
Categorystorage    storage   
File Size109KB,14 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

72241L15JI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
72241L15JI8 - - View Buy Now

72241L15JI8 Overview

FIFO IDT

72241L15JI8 Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codePLCC
package instructionPLASTIC, LCC-32
Contacts32
Manufacturer packaging codePL32
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time10 ns
Maximum clock frequency (fCLK)66.7 MHz
period time15 ns
JESD-30 codeR-PQCC-J32
JESD-609 codee0
length13.9954 mm
memory density36864 bit
Memory IC TypeOTHER FIFO
memory width9
Humidity sensitivity level1
Number of functions1
Number of terminals32
word count4096 words
character code4000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize4KX9
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC32,.5X.6
Package shapeRECTANGULAR
Package formCHIP CARRIER
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply5 V
Certification statusNot Qualified
Maximum seat height3.556 mm
Maximum standby current0.005 A
Maximum slew rate0.035 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width11.4554 mm
Base Number Matches1
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
CMOS SyncFIFO
64 x 9, 256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9 and 8,192 x 9
IDT72421, IDT72201
IDT72211, IDT72221
IDT72231, IDT72241
IDT72251
FEATURES:
64 x 9-bit organization (IDT72421)
256 x 9-bit organization (IDT72201)
512 x 9-bit organization (IDT72211)
1,024 x 9-bit organization (IDT72221)
2,048 x 9-bit organization (IDT72231)
4,096 x 9-bit organization (IDT72241)
8,192 x 9-bit organization (IDT72251)
10 ns read/write cycle time
Read and Write Clocks can be independent
Dual-Ported zero fall-through time architecture
Empty and Full Flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags can be set
to any depth
Programmable Almost-Empty and Almost-Full flags default to
Empty+7, and Full-7, respectively
Output enable puts output data bus in high-impedance state
Advanced submicron CMOS technology
Available in the 32-pin plastic leaded chip carrier (PLCC) and
32-pin Thin Quad Flat Pack (TQFP)
For through-hole product please see the IDT72420/72200/72210/
72220/72230/72240 data sheet
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
The IDT72421/72201/72211/72221/72231/72241/72251 SyncFIFO™
are very high-speed, low-power First-In, First-Out (FIFO) memories with
clocked read and write controls. These devices have a 64, 256, 512, 1,024,
2,048, 4,096, and 8,192 x 9-bit memory array, respectively. These FIFOs are
applicable for a wide variety of data buffering needs such as graphics, local area
networks and interprocessor communication.
These FIFOs have 9-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2).
Data is written into the Synchronous FIFO on every rising clock edge when
the write enable pins are asserted. The output port is controlled by another clock
pin (RCLK) and two read enable pins (REN1,
REN2).
The Read Clock can
be tied to the Write Clock for single clock operation or the two clocks can run
asynchronous of one another for dual-clock operation. An output enable pin
(OE) is provided on the read port for three-state control of the output.
The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF).
Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are
provided for improved system control. The programmable flags default to
Empty+7 and Full-7 for
PAE
and
PAF,
respectively. The programmable flag
offset loading is controlled by a simple state machine and is initiated by asserting
the load pin (LD).
These FIFOs are fabricated using high-speed submicron CMOS technology.
DESCRIPTION:
FUNCTIONAL BLOCK DIAGRAM
WCLK
WEN1
WEN2
D
0
- D
8
LD
INPUT REGISTER
OFFSET REGISTER
EF
PAE
PAF
FF
WRITE CONTROL
LOGIC
RAM ARRAY
64 x 9, 256 x 9,
512 x 9, 1,024 x 9,
2,048 x 9, 4,096 x 9,
8,192 x 9
FLAG
LOGIC
WRITE POINTER
READ POINTER
READ CONTROL
LOGIC
OUTPUT REGISTER
RESET LOGIC
RCLK
REN1
REN2
RS
OE
Q
0
- Q
8
2655 drw01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SyncFIFO is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
©
2017
NOVEMBER 2017
DSC-2655/7
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
GPS Active Antenna
At present, GPS antennas play an important role in agriculture, aviation, environment, shipping, public safety and disaster relief, railways, space, surveying and mapping. Some friends do not know wha...
lyzhangxiang RF/Wirelessly
Altium+designer+component library
A very good electronic design and engineering development software. The attachment is a component library organized by some individuals. Take it if you need it....
tzq3434hr 51mcu
[TI Video] Power Design Tip 34: How to design a simple isolated bias power supply
In this video, TI senior applications manager Robert Kollman discusses how to design a simple isolated bias supply.[flash]http://player.youku.com/player.php/sid/XNDIwMTA0NzI0/v.swf[/flash]For more exc...
德州仪器_视频 Analog electronics
Should the thermal pad on the bottom of the THS3001 be connected to the ground plane?
rt, today I was studying the chip manual of THS3001 and found that THS3001 also uses PowerPad technology, but the chip manual does not clearly indicate what kind of electrical connection is required f...
GXT_Python Analog electronics
Discussion on the differences and characteristics of current mainstream MCUs
I wanted to pick a catchy topic to attract everyone's attention, but I didn't expect to attract so many people's attention. It seems that I should ask questions honestly. In the past few days, I have ...
songbo MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 447  976  603  1542  2782  9  20  13  32  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号