EEWORLDEEWORLDEEWORLD

Part Number

Search

PT07SE12-10S(021)

Description
Circular MIL Spec Connector RECEPT
CategoryThe connector   
File Size2MB,80 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

PT07SE12-10S(021) Overview

Circular MIL Spec Connector RECEPT

PT07SE12-10S(021) Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerAmphenol
Product CategoryCircular MIL Spec Connector
Number of Positions10 Position
Insert Arrangement12-10
Contact GenderSocket (Female)
MIL TypeMIL-DTL-26482
ProductReceptacles
Shell Size12
Shell StyleJam Nut
Mounting StylePanel
Termination StyleCrimp
Mounting AngleStraight
Mating StyleBayonet
Shell MaterialAluminum Alloy
Amphenol Miniature Cylindrical
Connectors
12-070-15
®
Meets MIL-C-26482, Series 1
Specifications
Amphenol
Beijing listed communication group company recruits: DSP (2 algorithm drivers)
DSP algorithm engineer job responsibilities: Responsible for the development and maintenance of the physical layer software of terminal products. Responsible for the verification, implementation and o...
andehr03 Talking about work
A question about sensor knowledge, urgent!!!
[i=s]This post was last edited by paulhyde on 2014-9-15 09:44[/i] How to implement an infrared temperature sensor to distinguish between people coming in and going out? Experts with ideas, please give...
roc19850 Electronics Design Contest
Ask a question about CH340T
Ask a question: Does CH340T support WIN10?...
wufeijian Integrated technical exchanges
Verilog simulation is different from the book
[code] module shunxu(q0,q1,q2,clk,clr); output q0,q1,q2; input clk,clr; reg q0,q1,q2; reg[2:0] x,y; always @(posedge clk) begin if(clr) begin y='b000;x='b001;end else begin y=x; x={x[1:0],x[2]}; end q...
常见泽1 FPGA/CPLD
Questions about using Verilog HDL language programming in IspLever Classic
The problem is this: I want to use Verilog HDL language in IspLever Classic to program the GAL16V8D chip, but the following error appears when creating the file: Schematic/Verilog HDL design entry is ...
eeleader-mcu FPGA/CPLD
stm32F107 +83848 100M can receive data but cannot send data
107+83848 can send and receive in forced 10M mode, can receive data but cannot send data in forced 100M mode, and is the same in adaptive mode as in 100M mode. How to solve this problem?...
L_686 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1533  2603  301  1294  581  31  53  7  27  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号