DAFIR-GEN-XM-UT1 datasheet, PDF

Datasheet> All Categories > Development board/suite/development tools> DAFIR-GEN-XM-UT1

DAFIR-GEN-XM-UT1: DescriptionDevelopment Software DIST ARITH FIR FILTER GENERATOR; CategoryDevelopment board/suite/development tools; File Size34KB，3 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com; Environmental Compliance

Download Datasheet Parametric View All

DAFIR-GEN-XM-UT1 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DAFIR-GEN-XM-UT1	-	-	View	Buy Now

DAFIR-GEN-XM-UT1 Overview

Development Software DIST ARITH FIR FILTER GENERATOR

DAFIR-GEN-XM-UT1 Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Lattice
Product Category	Development Software
RoHS	Details
Moisture Sensitive	Yes
Factory Pack Quantity	1

Preview

Download Datasheet

View All

Distributed Arithmetic FIR (DA-FIR)

Page 1 of 3

Home

Products

Intellectual Property

Lattice IP Cores

> Distributed Arithmetic FIR (DA-FIR)

Distributed Arithmetic FIR (DA-FIR) Filter Generator

Overview

The Lattice Distributed Arithmetic Finite Impulse Response (DA-FIR) Filter Generator IP

implements a highly configurable, multi-channel DA-FIR filter, using distributed

arithmetic algorithms implemented in FPGA Look Up Table (LUT) or Embedded Block

Memory (EBR) to efficiently support the sum-of-product calculations required to perform

the filter function. These techniques generate very area-efficient utilization of the FPGA

LUTs while enabling savings of multiply-accumulate blocks (sysDSP) for other design logic. As a result, the DA-FIR Filter

Generator IP core is extremely useful for implementing custom DSP blocks in Lattice FPGAs. Please refer to the user's guide to

determine which cores are available for each device family.

Features

Variable number of taps up to 1024

Multi-channel support (up to 32 channels)

Polyphase interpolation/decimation filters

Halfband filters

Interpolation and Decimation ratios from 2 to 32

Input data widths from 4 to 32 bits

Coefficient widths from 4 to 32 bits

Signed or unsigned data and coefficients

Selectable rounding: truncation, rounding away from zero,

convergent rounding

Optional saturation logic for overflow handling

Full precision arithmetic

Specification of fractional inputs and outputs

Support for both serial and parallel filters, with user

specified degree of parallelism.

Configurable pipelining to increase performance

Optimizations based on filter characteristics (symmetry and

halfband).

Handshake signals to facilitate smooth interfacing

Performance and Resource Utilization

LatticeECP3

Channels

Taps

Interpolation

Disable

Enable

DWidth

Round

TRUN

SLICEs

290

512

600

LUTs

348

611

709

EBRs

Registers

476

877

883

Fmax

318

279

308

1. Performance and utilization data are generated targeting a LFE3-70E-7FN484CES device using Lattice Diamond 1.0 and Synplify Pro D-

2009.12L-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade

within the LatticeECP3 family.

LatticeECP2M/S

Channels

Taps

Interpolation

Disable

DWidth

Round

TRUN

SLICEs

317

550

LUTs

378

655

EBRs

Registers

481

887

Fmax

343

310

http://www.latticesemi.com/products/intellectualproperty/ipcores/distributedarithmeticfir...

10/10/2011

Recommended Resources

Output voltage expansion circuit b

16-channel DA conversion circuit composed of 8297 interface and DAC82

All Channel TV Antenna Amplifier

555 photographic flash delay circuit

AC and DC darkroom safety light circuit

Rolling code radio remote control circuit (TH150/TH150A, B)

Problems with wince Sysgen: I used pb5 and sysgen commands, and this error occurred: BUILD: [00:0000000111:PROGC ] Linking \WINCE500\PLATFORM\MtWilson\src\BOOTLOADER\EBOOT\ directory. BUILD: [01:0000000118:ERRORE] NMAKE : U1073:...; miler128 Embedded System

I received the small speaker yesterday, thank you: I received a small speaker from Tanzi yesterday afternoon. Was it sent by Xiaozhi? Thank you!!! Thank you for providing a platform for communication and learning for everyone. Thank you for your hard ...; 450678797 NXP MCU

PCB copper plating problem, everyone come in and take a look: There are digital ground and analog ground on the circuit board. Now I want to copper the analog ground on the bottom layer and copper the digital ground on the top layer. The circuit board is 2 layer...; fiona007 Embedded System

Seven practices to avoid power meter damage: Seven practices to avoid power meter damageAccurate power measurement is critical to many RF and microwave applications. Power meters and power sensors are instruments that are inherently well suited ...; len123 Test/Measurement

Let’s build a building!: Let's see how many experts are usually online~...; angelinzy Talking

DS1302 Load Capacitance: I bought a DS1302 chip and a 32.768K crystal oscillator. The load capacitance of the crystal oscillator is 12.5PF. Can I connect the circuit without an external capacitor? If I don't connect an extern...; asd1126163471 51mcu

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components