531AC187M500DGR datasheet, PDF

Datasheet> All Categories > Passive components> 531AC187M500DGR

531AC187M500DGR: DescriptionStandard Clock Oscillators Si531 3.3V LVPECL 20ppm tl, 187.5MHz; CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories; Environmental Compliance

Download Datasheet Parametric View All

531AC187M500DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	531AC187M500DGR	-	-	View	Buy Now

531AC187M500DGR Overview

Standard Clock Oscillators Si531 3.3V LVPECL 20ppm tl, 187.5MHz

531AC187M500DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
RoHS	Details
Frequency	187.5 MHz
Frequency Stability	20 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVPECL
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Reel
Current Rating	111 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT
Factory Pack Quantity	250
Unit Weight	0.006562 oz

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Z T O

1 . 4 GH

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Light-controlled road construction warning light circuit 2

Automatic voltage stabilizing power supply circuit

Utilizing a Single Solar Cell Charger Circuit

555 light control lighting circuit

Automatic color changing water lantern

MPX5100 Pressure Regulator Circuit

Use vmware and windbg to debug the driver: I searched on Google and found many articles teaching how to use vmware and windbg to debug the driver, so I did as they said, but windbg and vmware were connected, and then when I pressed break on wi...; joalin Embedded System

Type 2602 SourceMeter Application Test Types (I): Modulation Input Laser diode modules are often equipped with modulation or attenuation control input pins, so it may be necessary to add a Model 2400 or Model 2601 SourceMeter to bias the attenuation ...; Jack_ma Test/Measurement

Hetai BS83B04A-4 has a problem with PA0 and PA2 not being able to output.: Hello everyone: I have a question for you. As the title says, the problem of PA0 and PA2 of Hetai BS83B04A-4 cannot be output. That is, PA0 and PA2 cannot be controlled. I have set _papu = 0xff (pull-...; liaoyuanhong Domestic Chip Exchange

430 Watchdog feeding program: In order to prevent the program from resetting, the watchdog needs to be fed at an appropriate place. How should the program for feeding the watchdog be written? Is it "WDT_ARST_1000"? Is this the sam...; zzbaizhi Microcontroller MCU

Can I set the I2C pin on ESP32?: Or just use the default pins. Thanks. study...; shanrenll Domestic Chip Exchange

Research on embedded system image file transplantation based on Windows CE.pdf: Research on Embedded System Image File Migration Based on Windows CE.pdf...; yuandayuan6999 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components