570GAC000112DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 570GAC000112DG

570GAC000112DG: DescriptionProgrammable Oscillators Programmable XO 0.3 ps RMS JTR NCNR; CategoryPassive components; File Size550KB，37 Pages; ManufacturerSilicon Laboratories; Environmental Compliance

Download Datasheet Parametric View All

570GAC000112DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	570GAC000112DG	-	-	View	Buy Now

570GAC000112DG Overview

Programmable Oscillators Programmable XO 0.3 ps RMS JTR NCNR

570GAC000112DG Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Programmable Oscillators
RoHS	Details
Frequency	10 MHz to 160 MHz
Frequency Stability	50 PPM
Load Capacitance	15 pF
Operating Supply Voltage	2.5 V
Supply Voltage - Min	2.25 V
Supply Voltage - Max	2.75 V
Output Format	CMOS
Product	XO
Termination Style	SMD/SMT
Package / Case	7 mm x 5 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Tray
Current Rating	90 mA
Type	I2C Programmable
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT
Factory Pack Quantity	50
Unit Weight	0.006562 oz

Preview

Download Datasheet

View All

Si 5 7 0 / S i 5 7 1

10 MH

Z TO

1.4 G H

C P

ROGRAMMABLE

XO/VCXO

Features

Any programmable output



frequencies from 10 to 945 MHz and

select frequencies to 1.4 GHz



C serial interface



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available LVPECL, CMOS,

LVDS, and CML outputs

Industry-standard 5x7 mm

package

Pb-free/RoHS-compliant



1.8, 2.5, or 3.3 V supply

Si5602

Applications



Ordering Information:



SONET/SDH

xDSL

10 GbE LAN/WAN

ATE

High performance

instrumentation



Low-jitter clock generation



Optical modules



Clock and data recovery

See page 32.

Pin Assignments:

See page 31.

(Top View)

SDA

Description

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-

programmable to any output frequency from 10 to 945 MHz and select frequencies

to 1400 MHz with <1 ppb resolution. The device is programmed via an I

C serial

interface. Unlike traditional XO/VCXOs where a different crystal is required for

each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL

clock synthesis IC to provide any-frequency operation. This IC-based approach

allows the crystal resonator to provide exceptional frequency stability and

reliability. In addition, DSPLL clock synthesis provides superior supply noise

rejection, simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems.

CLK–

GND

SCL

CLK+

Functional Block Diagram

CLK-

CLK+

Si570

SDA

Fixed

Frequency

10-1400 MHz



DSPLL Clock

Synthesis

SDA

SCL

CLK–

Si571 only

ADC

GND

SCL

CLK+

GND

Si571

Si570/Si571

Rev. 1.5 4/14

Si570/Si571

ABLE O F

ONTENTS

Section

Page

1. Detailed Block Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

2. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5

3. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3.1. Programming a New Output Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3.2. Si570 Programming Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

3.3. Si570 Troubleshooting FAQ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

3.4. I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

4. Serial Port Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

5. Si570 (XO) Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

6. Si571 (VCXO) Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

7. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

8. Si57x Mark Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33

9. Outline Diagram and Suggested Pad Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

10. 8-Pin PCB Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36

Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37

Rev. 1.5

Recommended Resources

Fireproof and anti-theft telephone intelligent alarm circuit-voice circuit

Functional block diagram of Hisense KFR-25GW-06BP inverter air conditioner outdoor unit microprocessor

Tubular xenon lamp and wiring ab

Three-terminal PWM switching power supply-PWR-TOP200 series and applications 02

Single power supply RTD thermometer amplifier circuit

complementary ramp signal oscillator

The third day of the US TI trip: [i=s]This post was last edited by paulhyde on 2014-9-15 03:38[/i] [align=left][color=#000000]Today is the last day of this [font=Calibri]TI[/font] trip to the United States. It is also a very meaningf...; luo394602370 Electronics Design Contest

CC2650 STK cannot access the network when used as a ZIGBEE terminal?: Hello everyone, CC2650STK is used as the terminal and CC2531 is used as the coordinator. After burning the program separately, the terminal cannot be detected in Z-TOOL. Please help! QQ: 532885857...; 654321liii Wireless Connectivity

ALTERA FPGA Special Pin Description: Pin NameDevice SeriesUsage ModeConfiguration ModePin TypedescribeMSEL0 MSEL1APEX II APEX 20K Mercury ACEX 1K FLEX 10KSpecial pins cannot be used as user I/OAllenterSetting the APEX II , Mercury , ACEX...; eeleader FPGA/CPLD

msp430f149 generates two-way pwm programming appreciation: //You can control three timed multi-source interrupts by controlling CCTL1 CCTL2 TAIE. You need to use the interrupt flag bit #includeunsigned char num=0; void main (void) { WDTCTL= WDTPW + WDTHOLD; /...; Aguilera Microcontroller MCU

Is there any STM32 DIY in the forum?: As the title says, I have already made the top and bottom boards. I wonder if anyone is interested in making them together? I can give you the top board PCB if you have time....; kk2614755 stm32/stm8

In the 2017 AC-DC test, referring to previous questions, what modules do you think should be prepared for the power supply questions?: In the 2017 AC-DC test, referring to previous questions, what modules do you think should be prepared for the power supply questions?...; 1287595085NCUcx Electronics Design Contest

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components