EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

VI-BN2-MX-F1

Description
Isolated DC/DC Converters 48 Vin, 15 Vout, 75 W, M Product Grade
CategoryPower/power management    The power supply circuit   
ManufacturerVICOR
Websitehttp://www.vicorpower.com/
Download Datasheet Parametric View All

VI-BN2-MX-F1 Online Shopping

Suppliers Part Number Price MOQ In stock  
VI-BN2-MX-F1 - - View Buy Now

VI-BN2-MX-F1 Overview

Isolated DC/DC Converters 48 Vin, 15 Vout, 75 W, M Product Grade

VI-BN2-MX-F1 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerVICOR
Reach Compliance Codenot_compliant
ECCN codeEAR99
Analog Integrated Circuits - Other TypesDC-DC BOOSTER MODULE
CertificationUL; CE; VDE; CSA; TUV; BABT
Efficiency (main output)80%
Maximum input voltage76 V
Minimum input voltage36 V
Nominal input voltage48 V
JESD-30 codeR-XDFM-P9
JESD-609 codee0
Maximum grid adjustment rate0.2%
Maximum load regulation0.2%
Number of functions1
Output times1
Number of terminals9
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
Maximum output voltage15.15 V
Minimum output voltage14.85 V
Nominal output voltage15 V
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Peak Reflow Temperature (Celsius)NOT SPECIFIED
ProtectCURRENT; OUTPUT OVER VOLTAGE
Certification statusNot Qualified
surface mountNO
technologyHYBRID
Temperature levelOTHER
Terminal surfaceTIN LEAD OVER COPPER
Terminal formPIN/PEG
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Maximum total power output75 W
Fine-tuning/adjustable outputNO
Base Number Matches1
FPGA learning sharing---beginners' happiness (remember to use FPGA to complete the control and reading of DS18B20)
[size=4][u] Dear forum friends, [/size] [size=4] After the National Day, I started to talk about the graduation project warm-up topic given to me by my teacher in the forum space: Use the Red Hurrican...
zqzq501311 FPGA/CPLD
The core module design of handheld instrument based on MSP430
[color=red][font=arial][size=2]MSP430[/size][/font][/color][color=red][font=arial][size=2][/size][/ font][/color][color=red][font=arial][siz e=2]Handheld[/size][/font][/color][color=red][font=arial][s...
qwqwqw2088 Microcontroller MCU
Regarding the bit width issue
As the title says, I would like to ask an expert, how should I understand the bit width in Verilog? I have read several books and they only give a few simple examples, which is not very clear to me. W...
ruiquan765 FPGA/CPLD
Lock-in amplifier intelligent detection system
[p=30, null, left][font=宋体][size=3][color=#000000][b]1 Overview[/b] In order to reduce the tedious process of manually operating the phase-locked amplifier during measurement, a phase-locked amplifier...
fish001 Analogue and Mixed Signal
Electronic combination lock
[i=s]This post was last edited by paulhyde on 2014-9-15 04:23[/i] The electronic password lock may have some problems. Please help me analyze how to complete the function of the electronic lock!...
elle0406 Electronics Design Contest
【MSP430 Sharing】MSP430x5xx User Guide
...
ddllxxrr Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 864  2250  2673  996  1901  18  46  54  21  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号