EEWORLDEEWORLDEEWORLD

Part Number

Search

VI-J5Y-EZ-F2

Description
Isolated DC/DC Converters VI J00/200 - 150 Vin, 3.3 Vout, 16.5 W, E Product Grade
CategoryPower/power management    The power supply circuit   
File Size656KB,8 Pages
ManufacturerVICOR
Websitehttp://www.vicorpower.com/
Download Datasheet Parametric View All

VI-J5Y-EZ-F2 Online Shopping

Suppliers Part Number Price MOQ In stock  
VI-J5Y-EZ-F2 - - View Buy Now

VI-J5Y-EZ-F2 Overview

Isolated DC/DC Converters VI J00/200 - 150 Vin, 3.3 Vout, 16.5 W, E Product Grade

VI-J5Y-EZ-F2 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerVICOR
Reach Compliance Codenot_compliant
ECCN codeEAR99
Analog Integrated Circuits - Other TypesDC-DC REGULATED POWER SUPPLY MODULE
CertificationUL; CE; VDE; CSA; TUV; BABT
Efficiency (main output)78%
Maximum input voltage200 V
Minimum input voltage100 V
Nominal input voltage150 V
JESD-30 codeR-XDMA-P9
JESD-609 codee0
Maximum grid adjustment rate0.5%
Maximum load regulation0.5%
Number of functions1
Output times1
Number of terminals9
Maximum operating temperature100 °C
Minimum operating temperature-10 °C
Maximum output voltage3.63 V
Minimum output voltage1.65 V
Nominal output voltage3.3 V
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
ProtectCURRENT
Certification statusNot Qualified
surface mountNO
technologyHYBRID
Temperature levelOTHER
Terminal surfaceTIN LEAD OVER COPPER
Terminal formPIN/PEG
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Maximum total power output25 W
Fine-tuning/adjustable outputYES
Half Brick, DC-DC Converters
VI-J00
VE-J00
®
S
C
US
C
NRTL
US
25 to 100 Watts
Features & Benefits
Isolated output
Up to 50W/in
3
cURus, cTÜVus
CE Marked
Up to 90% efficiency
Size: 2.28” x 2.4” x 0.5”
(57,9 x 61,0 x 12,7mm)
Remote sense and current limit
Logic disable
Wide range output adjust
ZCS power architecture
Low noise FM control
RoHS compliant (VE verisons)
Product Highlights
The VI-J00 MiniMod family established a new standard in component-level DC-DC
converters. This “junior” size complement to the higher power VI-200 family offers up
to 100W of isolated and regulated power in a board mounted package. With thousands
of input/output/power combinations, and with a maximum operating temperature
rating of 100°C, the MiniMod provides nearly unlimited flexibiliy for power system
designers to meet demanding time to market requirements.
Utilizing Vicor’s “zero-current-switching” forward converter technology, proven
by an installed base of over 8 million units, the MiniMod family combines state of
the art power density with the efficiency, low noise and reliability required by next
generation power systems.
Part Numbering
VI
J
6
1
C
W
Family
VI
=Non-RoHS
VE
= RoHS
Series
J
= J00
0
= 12V
V
= 24V
1
= 24V
W
= 24V
2
= 36V
3
= 48V
Input
N
= 48V
4
= 72V
T
= 110V
5
= 150V
6
= 300V
7
= 150/300V
Z
= 2V
Y
= 3.3V
0
= 5V
X
= 5.2V
W
= 5.5V
V
= 5.8V
T
= 6.5V
R
= 7.5V
Output
M
= 10V
1
= 12V
P
= 13.8V
2
= 15V
N
= 18.5V
3
= 24V
L
= 28V
J
= 36V
K
= 40V
4
= 48V
H
= 52V
F
= 72V
D
= 85V
B
= 95V
Grade
E
= –10 to 100°C
I
= – 40 to 100°C
M
= –55 to 100°C
≥ 5V
Power
< 5V
W
= 20A
X
= 15A
Y
= 10A
Z
= 5A
C
= –25 to 100°C
W
= 100W
X
= 75W
Y
= 50W
Z
= 25W
Note:
For additional
packaging options,
please see page 5.
VI-J00 DC-DC Converters
Page 1 of 7
Rev 3.0
06/2017
Learn TI multi-core DSP easily (2): Clock configuration of TMS320C6678
[size=4][color=#0000ff][b]This article was published by the author on EEworld (bbs.eeworld.com.cn). Please do not reprint without the permission of EEworld. [/b][/color][/size] When designing MCU and ...
besk DSP and ARM Processors
Verilog introductory book sharing
I'm sending you a pdf book, maybe it can be useful to some people. I've read most of it, and I think it's pretty good! Share it. It's too troublesome to describe it, you can download the pictures and ...
secretgarden FPGA/CPLD
LM3S8962 Evaluation Kit Request
:)...
dxhuo Microcontroller MCU
FPGA basics and how it works
FPGA basics and how it works Whether you use a graphical design program, ANSI C or VHDL, such a complex synthesis process can make you wonder how FPGAs really work. How do the programs in this chip wo...
雷北城 FPGA/CPLD
How to delete the contents of a file in EVC?
How can I delete a part of the file when opening it with _wfopen() in EVC? I use fseek to find the location of the content to be deleted, and then move the data after the deleted content forward to ov...
aqiraby Embedded System
BlueNRG-1 completed the challenge (standby current finally dropped below 10uA)
[i=s]This post was last edited by gs001588 on 2018-2-2 03:36[/i] [font=宋体][size=3]BlueNRG-1 completed the challenge (the standby current finally reached below 10uA). I worked until 4am and was almost ...
gs001588 ST - Low Power RF

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 805  2455  818  64  143  17  50  2  3  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号