530AB535M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530AB535M000DG

530AB535M000DG: DescriptionLVPECL Output Clock Oscillator, 535MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB535M000DG Overview

LVPECL Output Clock Oscillator, 535MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB535M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	535 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Non-polar battery charging circuit three

Transformer AC contactor DC operation circuit b

Contactor controls forward and reverse start and inching circuit

Application of TDK high-power field effect tube full-bridge components in switching power supplies and class D amplifiers 01

Application of integrated circuit TDA2822

M668 dimming control ASIC

Asymmetric Half-Bridge Synchronous Rectification DC TO DC Converter: Abstract: The working principle of asymmetric half-bridge synchronous rectification converter is briefly introduced, the driving modes of synchronous rectifier tubes are compared and selected, and on ...; wzt Power technology

Ask: wince hide mouse funnel pattern or replace it with other patterns: Question: When starting the program, a waiting funnel will automatically appear - how to remove it? ? System: WinCE 5.0 Using PB 5.0 There is no mouse added in the component. It is said that the BSP c...; illino Embedded System

Hyperlynx Application in Impedance Matching: [b][size=18pt]Application scenario[/size][/b] [font=楷体_GB2312][size=14pt]The following is a circuit design as an example to briefly introduce the use of PCB simulation software in design. The followin...; zjd01 PCB Design

Red Herring: China's three largest portals try to kick their wireless addiction: The wireless business that once revived Chinese portals seems to have passed its most prosperous period, but fortunately these websites have found other ways out. 　　In January this year, the State Adm...; yxh99 RF/Wirelessly

【LPC54100】About Dual-core SysTick: ARM's CM series cores all have a SysTick timer for precise tick cycles, which is used to provide the tick cycle of the operating system. I just read the UM manual of 54100 and found that 54100 has two...; armcu NXP MCU

How to deal with the coupling problem of multi-process shared memory? ? Send points: Recently I encountered a synchronization problem of multi-process shared memory, which troubled me for several days (because I don't want to use Mute to lock, so I plan to write a simple one myself: (...; li_dm528 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components