531FB763M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531FB763M000DG

531FB763M000DG: DescriptionLVDS Output Clock Oscillator, 763MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FB763M000DG Overview

LVDS Output Clock Oscillator, 763MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FB763M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	763 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Internal structure and working principle diagram of HL402

Flyback voltage stabilization circuit diagram

Multi-terminal regulator 5G14 circuit diagram

Sine wave-rectangular wave oscillator circuit diagram

High voltage pulse amplitude measurer circuit diagram

FM radio circuit using FET

Why can't the console control the camera alone?: I would like to ask all the experts, why can't the console control the camera alone? Shaking the joystick controls the zoom of all cameras!...; aone2008 Industrial Control Electronics

Altera SoC Hardware Design Video Tutorial: ...; chenzhufly FPGA/CPLD

Please use dds9851 to design the circuit diagram and code of the sine signal generator: [i=s] This post was last edited by paulhyde on 2014-9-15 09:35 [/i] I am a beginner and want to make a sine signal generator, but I don't have enough knowledge and I am short of time. I hope you can g...; lanchanghua Electronics Design Contest

Problem with the start address of SDRAM W9825G6KH: [backcolor=rgb(222, 240, 251)]I bought a STM32F767 development board, which has an SDRAM W9825G6KH. [/backcolor] [backcolor=rgb(222, 240, 251)]The schematic diagram is as follows: [/backcolor][table=9...; chenbingjy stm32/stm8

How to connect the pull-up resistor?: In the figure, R1 and R2 are pull-up resistors, and PIC is connected to the IO port of the microcontroller. I would like to ask which connection method is better? What are the advantages of each?...; cy15880085090 Microchip MCU

The difference between in-phase amplification and inverting amplification: [color=#323e32][backcolor=white][size=3]Integrated operational amplifiers can be connected for both in-phase and inverting amplification. So is it better to use in-phase or inverting amplification? ? ...; fish001 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components