EEWORLDEEWORLDEEWORLD

Part Number

Search

LFSPXO023508Reel

Description
Standard Clock Oscillators 28MHz 3.3V 50ppm 0C +70C
CategoryPassive components   
File Size1003KB,2 Pages
ManufacturerIQD Frequency Products
Environmental Compliance
Download Datasheet Parametric View All

LFSPXO023508Reel Online Shopping

Suppliers Part Number Price MOQ In stock  
LFSPXO023508Reel - - View Buy Now

LFSPXO023508Reel Overview

Standard Clock Oscillators 28MHz 3.3V 50ppm 0C +70C

LFSPXO023508Reel Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIQD Frequency Products
Product CategoryStandard Clock Oscillators
RoHSDetails
Frequency28 MHz
Frequency Stability50 PPM
Load Capacitance50 pF
Operating Supply Voltage3.3 V
Supply Voltage - Min2.97 V
Supply Voltage - Max3.63 V
Output FormatHCMOS
Termination StyleSMD/SMT
Package / Case7 mm x 5 mm
Minimum Operating Temperature0 C
Maximum Operating Temperature+ 70 C
Length7.2 mm
Width5.2 mm
Height1.4 mm
PackagingCut Tape
PackagingMouseReel
PackagingReel
Current Rating12 mA
TypeCrystal Oscillator
Duty Cycle - Max55 %
Factory Pack Quantity1000
Crystal Clock Oscillator Specification
Part No. + Packaging:
LFSPXO023508Reel
Description
Standard 7 x 5mm crystal oscillator
Ceramic package with a seam sealed metal lid, hermetically
sealed
Model
CFPS-73
Model Issue number
12
Frequency Parameters
Frequency
Frequency Stability
Operating Temperature Range
Ageing
Electrical Parameters
28.0MHz
±50.00ppm
0.00 to 70.00°C
±3ppm per year max
Supply Voltage
Current Draw
Output Details
3.3V ±10%
12.00mA
Outline (mm)
Output Compatability
Drive Capability
Rise and Fall Time
Duty Cycle
Output Control
HCMOS
50pF max
10.0ns max
45/55
Logic ‘1’ (>70% VS) to pad 1 enables oscillator output
Logic ‘0’ (<30% VS) to pad 1 disables oscillator output; the
oscillator output goes to the high impedance state
No connection to pad 1 enables oscillator output
Standby Current: 10µA max
Noise Parameters
Phase Noise @125MHz (typical):
10Hz
-54dBc
100Hz -92dBc
1kHz
-130dBc
10kHz -149dBc
100kHz -159dBc
1MHz -163dBc
RMS Phase Jitter @125MHz: 52fs typical
Environmental Parameters
Test Circuit
Shock: MIL-STD-202, Method 213, Condition E
Vibration: MIL-STD-883, Method 2007, Condition A
Storage Temperature Range: -55 to 125°C
Compliance
RoHS Status (2011/65/EU)
REACh Status
MSL Rating (JDEC-STD-033):
Packaging Details
Compliant
Compliant
Not Applicable
Pack Style: Reel
Pack Size: 1,000
Tape & reel in accordance with EIA-481-D
Alternative packing option available
Sales Office Contact Details:
UK: +44 (0)1460 270200
Germany: 0800 1808 443
France: 0800 901 383
USA: +1.760.318.2824
Email: info@iqdfrequencyproducts.com
Web: www.iqdfrequencyproducts.com
Page 1 of 2
EEWORLD University - How to use Atmel Studio 6 Editor
How to use Atmel Studio 6 editor : https://training.eeworld.com.cn/course/428Learn about some of the key editing features in Atmel Studio 6 ....
dongcuipin Embedded System
Using MSP430 to implement PWM signal
PWM signal is a digital signal with a fixed period and variable duty cycle.If the counter of Timer_A works in up-counting mode, the output adopts output mode 7 (reset/set mode)Use register TAxCCR0 to ...
fish001 Microcontroller MCU
Get the MPM54304 evaluation board for the first quad-output module with digital power management
Click here to get a free evaluation board for the "first quad-output module with digital power management" - MPM54304The MPM54304 is a complete power management module that integrates four high-effici...
eric_wang Integrated technical exchanges
Dead time problem of IGBT drive waveform
Give the waveform of +15, -7V at points 6, 7, 4 and 5 on the IGBT to see how much dead zone there is...
海浪电子 Switching Power Supply Study Group
Use VHDL language to complete the CPLD design and produce two-way multiplexed 2.048MHz clock signal and two-way 8KHz frame synchronization signal.
Based on EP7128SLC84-15, use VHDL language to complete the CPLD design to produce two-way multiplexed 2.048MHz clock signal and two-way 8KHz frame synchronization signal. Is there any expert who can g...
x15935789 FPGA/CPLD
Why is the ones digit not realistic when the tens digit is displayed in my stopwatch program? The code is as follows
#include unsigned char code tab[]={0x3f,0x06,0x5b,0x4f, 0x66,0x6d,0x7d,0x07, 0x7f,0x6f}; unsigned time=0;//one second counting cycle unsigned char count=0;//59 seconds counting cycle unsigned char a,b...
zrb3338044 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2259  1609  1449  1487  2899  46  33  30  59  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号