EEWORLDEEWORLDEEWORLD

Part Number

Search

SiT9001AC-23-25E3-48.00000X

Description
Standard Clock Oscillators 48MHz 2.5Volts 50ppm +-.25% fr Ctr
CategoryPassive components   
File Size400KB,9 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SiT9001AC-23-25E3-48.00000X Overview

Standard Clock Oscillators 48MHz 2.5Volts 50ppm +-.25% fr Ctr

SiT9001AC-23-25E3-48.00000X Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSiTime
Product CategoryStandard Clock Oscillators
RoHSDetails
PackagingCut Tape
PackagingMouseReel
PackagingReel
Factory Pack Quantity250
SiT9001
High Performance Spread Spectrum Oscillator
The Smart Timing Choice
The Smart Timing Choice
Features
Applications
Frequency range from 1 MHz to 200 MHz
Center Spread Modulation: ±0.25%, ±0.5%, ±1%
Down Spread Modulation: -0.5%, -1%, -2%;
spread disable option available
Power down or output enable option available
Frequency stability: ±25 ppm, ±50 ppm and ±100 ppm
(Spread = OFF)
Operating voltage: 1.8V or 2.5 or 3.3 V; other voltages up to 3.63 V
(contact SiTime)
Operating temperature range: Industrial, -40°C to +85°C, Extended
Commercial, -20°C to +70°C
Industry-standard packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2,
7.0 x 5.0 mm x mm
Pb-free, RoHS and REACH compliant
High drive option: 30pF load (contact factory)
30 ps Ultra-low cycle-to-cycle jitter
Set-top boxes and LCD displays
Scanners, printers and copiers
Interface controllers and graphics cards
PCI, CPU and memory buses
Routers and modems
DC Electrical Characteristics
Parameters
Output Voltage High
Output Voltage Low
Input Voltage High
Input Voltage Low
Operating Current
Standby Current
Power Up Time
Symbol
VOH
VOL
VIH
VIL
Idd
I_std
Min.
90
70
Typ.
30
Max.
10
30
27
34
50
10
Unit
%Vdd
%Vdd
%Vdd
%Vdd
mA
mA
µA
ms
IOH = -9 mA
IOL = 9 mA
Pin 1
Pin 1
Output frequency = 30 MHz, 15 pF load
Output frequency = 125 MHz, 15 pF load
Output is weakly pulled down, ST = GND
Time from minimum power supply voltage to the first cycle
(Guaranteed no runt pulses)
IOH = -7 mA
IOL = 7 mA
Pin 1
Pin 1
Output frequency = 30 MHz, 15 pF load
Output frequency = 125 MHz, 15 pF load
Output is weakly pulled down, ST = GND
Time from minimum power supply voltage to the first cycle
(Guaranteed no runt pulses)
IOH = -5 mA
IOL = 5mA
Pin 1
Pin 1
Output frequency = 30 MHz, 15 pF load
Output frequency = 125 MHz, 15 pF load
Output is weakly pulled down, ST = GND
Time from minimum power supply voltage to the first cycle
(Guaranteed no runt pulses)
Condition
Vdd = 3.3V ±10%, -40°C to 85°C
Vdd = 2.5V ±10%, -40°C to 85°C
Output Voltage High
Output Voltage Low
Input Voltage High
Input Voltage Low
Operating Current
Standby Current
Power Up Time
VOH
VOL
VIH
VIL
Idd
I_std
90
70
30
10
30
26
31
50
10
%Vdd
%Vdd
%Vdd
%Vdd
mA
mA
µA
ms
Vdd = 1.8V ±5%, -40°C to 85°C
Output Voltage High
Output Voltage Low
Input Voltage High
Input Voltage Low
Operating Current
Standby Current
Power Up Time
VOH
VOL
VIH
VIL
Idd
I_std
90
70
30
10
30
26
31
50
10
%Vdd
%Vdd
%Vdd
%Vdd
mA
mA
µA
ms
SiTime Corporation
Rev. 1.2
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised September 17, 2014
Serial communication problem between CC2530 and STM32F103
[backcolor=rgb(239, 245, 249)] I am writing a Zigbee gateway communication program recently, which requires serial communication between CC2530 and STM32F103ZET6. The serial port configurations of the...
fgh_asd RF/Wirelessly
MSPC30
Is there such a magical component in this world? I can't find its information:congratulate:...
ange'l Electronics Design Contest
VGA Interface Design for ARM Embedded Platform (ADV7120)
Most embedded products use LCD as their display terminal. However, in some applications that require large-screen displays, industrial-grade LCDs are expensive, and existing large-screen displays (inc...
jamieyang ARM Technology
Issues that should be paid attention to when using CMOS circuits
CMOS circuits are very susceptible to electrostatic charges due to their high input impedance. To prevent electrostatic breakdown, standard protection circuits are added to the input terminals when CM...
tiankai001 Analog electronics
Help
Friends, please help me. I urgently need a graduation thesis on "Digital Clock Design Based on FPGA" in VHDL language. The functions to be realized are: hour, minute and second display, accurate timin...
铃声响了 FPGA/CPLD
[BBB proposal submission] Simple spectrum analyzer based on BBB
[table] [tr][td]Function realization[/td][td] Display the audio spectrum on the LCD screen of BBB[/td][/tr] [tr][td] Hardware circuit design[/td][td] Audio acquisition circuit, and some signal amplifi...
airqj DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1757  845  1868  1027  352  36  18  38  21  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号