EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3Q001EG-0059CDI

Description
Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR
CategoryPassive components   
File Size170KB,21 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N3Q001EG-0059CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3Q001EG-0059CDI - - View Buy Now

8N3Q001EG-0059CDI Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N3Q001EG-0059CDI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryProgrammable Oscillators
ProductXO
Package / Case7 mm x 5 mm
Length7 mm
Width5 mm
Height1.55 mm
PackagingTube
Factory Pack Quantity364
Unit Weight0.006562 oz
Quad-Frequency Programmable XO IDT8N3Q001 REV G
DATA SHEET
General Description
The IDT8N3Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVPECL clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
V
EE
3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
CC
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N3Q001
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3Q001GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
DSP2000 Assembly
TBIT a,b Knowing that TBIT is a test, what is its specific function and what is obtained after the statement is implemented?...
独孤求败2030 DSP and ARM Processors
STM32F103 USB emulation PL2303
Recently, I plan to use the USB module of STM32F103 to simulate PL2303 and use the driver of PL2303 to realize USB to serial port. I have captured the protocol of PL2303 with BUS HOUND, but I don't kn...
yingchsh ARM Technology
RF MEMS market has a promising future and will reach $1.1 billion in 2009
RF MEMS market has a promising future and will reach $1.1 billion in 2009November 28, 2005 16:42According to data released by market research company WTC, the market size of radio frequency micro-elec...
fighting Analog electronics
I need a SMD package library for 32MHz and 30KHz crystal oscillators in Altium Designer. Can someone give me one? I'd be very grateful!
Thank you! Email: [email]ma5474@163.com[/email], thank you! Please help!...
奔跑路上 PCB Design
Digital Circuit Design Methodology
The current digital circuit design can be divided into the following levels: 1. Algorithm-level design: Use high-level languages such as C language and other system analysis tools (such as MATLAB) to ...
inoint98 FPGA/CPLD
Basic knowledge of Verilog HDL (English)
Basic knowledge of Verilog HDL.rar includes: 1, Verilog testbench 2, Verilog_Golden_Reference_Guide 3, Wiley 1 Verilog Coding For Logic Synthesis Ebook-Spy...
liwenqi FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 665  1835  2663  2798  70  14  37  54  57  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号