EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001FG-1014CDI

Description
Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR
CategoryPassive components   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N4Q001FG-1014CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001FG-1014CDI - - View Buy Now

8N4Q001FG-1014CDI Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N4Q001FG-1014CDI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryProgrammable Oscillators
RoHSN
ProductXO
Package / Case7 mm x 5 mm
Length7 mm
Width5 mm
Height1.55 mm
PackagingTube
Factory Pack Quantity364
Unit Weight0.006562 oz
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Calling several functional functions (including adc, uart, timer)
#include "msp430g2553.h" #include "UART.h" void main(void) { WDTCTL = WDTPW + WDTHOLD; // Stop watchdog timer TIMER_Initial(); UART_Initial(); ADC10_Single_Initial(); } #ifndef UART_H_ #define UART_H_...
denglisong149 Microcontroller MCU
How to solve the problem of howling in pt4115 circuit
The whistling sound of China Resources Silwei's PT4115 still cannot be solved. I use an MCU to control the DIM pin of PT4115. It is dimmable. When it is 100% bright, there is no whistling sound. When ...
walt668 Analog electronics
STM32 F767 Nucleo-144 price reduction of 2 yuan per day, valid for 2 weeks
[i=s] This post was last edited by strong161 on 2017-6-9 22:02 [/i] [size=7][color=#ff0000]Limited to honest transactions [/color][/size][size=4] Selling a STM32 F767 Nucleo144 [color=#404040][font=Ta...
strong161 Buy&Sell
STEVAL-BLUEMIC-1 cannot be used with earlier BlueMS versions
Recently, when I was using the ST BlueNRG-1 BlueVoice board: STEVAL-BLUEMIC-1, I found that after the Android APP BlueMS was connected to the board, the interface was blank: the information of the MEM...
melau ST - Low Power RF
[Atmel SAM R21 Creative Competition Weekly Plan] + Solve ZAppSINP compilation error
[Atmel SAM R21 Creative Competition Weekly Plan] + ZAppSINP compilation error, DEMO compilation errorModify the path to BitCloud_SAMR21_3_1_0\Applications\ZAppSINP\linkerScr inside atSAMR21G18A_FLASH....
蓝雨夜 Microchip MCU
【Signal Processing】FPGA Implementation of Cascaded Signal Processors
FPGA implementation of cascaded signal processors requires a look at the Abstract: In modern communication systems, digitization has become an inevitable trend of development, and digital signal proce...
cillyfly FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 213  879  586  864  152  5  18  12  4  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号