EEWORLDEEWORLDEEWORLD

Part Number

Search

552CG000199DG

Description
VCXO Oscillators DUAL VCXO 6PI 7mm x 5mm (NCNR)
CategoryPassive components   
File Size341KB,15 Pages
ManufacturerSilicon Laboratories
Environmental Compliance
Download Datasheet Parametric View All

552CG000199DG Online Shopping

Suppliers Part Number Price MOQ In stock  
552CG000199DG - - View Buy Now

552CG000199DG Overview

VCXO Oscillators DUAL VCXO 6PI 7mm x 5mm (NCNR)

552CG000199DG Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryVCXO Oscillators
RoHSDetails
Frequency10 MHz to 160 MHz
Frequency Stability20 PPM
Load Capacitance15 pF
Operating Supply Voltage3.3 V
Supply Voltage - Min2.97 V
Supply Voltage - Max3.63 V
Output FormatCMOS
Termination StyleSMD/SMT
Package / Case5 mm x 7 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Height1.65 mm
Width5 mm
Current Rating90 mA
TypeDual VCXO, 6 pin, 7 mm x 5 mm, 20 ppm frequency stability
Duty Cycle - Max55 %
Mounting StyleSMD/SMT
Factory Pack Quantity50
Unit Weight0.006562 oz
Si 5 5 2
R
EVISION
D
D
U A L
F
REQUENCY
V
OLTAGE
- C
ON TROLLED
C
R Y S TA L
O
SCILLATOR
( V C X O ) 1 0 MH
Z TO
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 10.
Description
The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low-jitter clocks in noisy environments typically found in communication
systems. The Si552 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Pin Assignments:
See page 9.
(Top View)
V
C
1
6
V
DD
FS
2
5
CLK–
GND
3
4
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
ADC
V
C
FS
GND
Rev. 1.1 4/13
Copyright © 2013 by Silicon Laboratories
Si552
Given an SFR register address, how do I program to read and write this SFR register?
I can't find how to read and write SFR directly through the address of SFR. For example, I get an address of 0x80, which is the address of an SFR. How can I write a byte to this address or read the co...
nasame Embedded System
CC2530 Positioning
I am a zigbee newbie. My graduation thesis is zigbee underground positioning. I have 5 2530 boards and want to use RSSI positioning. But 2430 and 1 have z-location host computer software, what about 2...
494161534 RF/Wirelessly
LA9251 Download
LA9251 Download...
soso Analog electronics
Problems of using DSP I/O port to control indicator lights and alarms
I have a simple question. When using the DSP's I/O port to control a peripheral indicator light or alarm, what other chips are needed between the I/O port and the indicator light or alarm? For example...
frankrein Embedded System
BrainPad development board purchased with E-coins
I bought the development board with E coins and plan to study it carefully....
dcexpert MicroPython Open Source section
【Altera SoC Experience Tour】+ Comparison of Altera OpenCL SDK and Xilinx SDAccel
[i=s]This post was last edited by zhaoyongke on 2015-4-16 19:19[/i] [p=26, null, left][color=#362e2b][font=Arial]Due to work needs, I applied for these two companies' high-level language synthesis too...
zhaoyongke FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 640  193  273  1055  1974  13  4  6  22  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号