530SC1217M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530SC1217M00DGR

530SC1217M00DGR: DescriptionLVDS Output Clock Oscillator, 1217MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SC1217M00DGR Overview

LVDS Output Clock Oscillator, 1217MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SC1217M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1217 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Automotive integrated circuit regulator circuit

Contactless proximity switch circuit three

Transistor Dual Differential Input Stage

Telephone ringtone automatic adjustment circuit diagram

Short circuit protection circuit for 220V power supply control circuit

555 Schmitt trigger working circuit

Learning simulation + "Operational Amplifier Noise Optimization Handbook" reading notes NO.4: [i=s]This post was last edited by dontium on 2015-1-23 11:11[/i] [align=left][font=宋体] [size=4]Chapter 4 mainly introduces a simulation software TINA Spice. This software is just over 80M, but it is v...; dai277530706 Analogue and Mixed Signal

How is BQ40Z50 charging management achieved?: The BQ40Z50-R2 is a fully integrated 1-cell, 2-cell, 3-cell and 4-cell Li-ion or Li-polymer battery pack manager and protection, supporting Turbo Mode 2.0 for 1 to 4-cell Li-ion battery pack managers....; qwqwqw2088 Analogue and Mixed Signal

The show starts at 10am today: Interpretation of TI's latest low-cost C2000 features, quickly getting started with precision power supply and motor control!: In the evolving automotive and industrial power conversion markets, designers are looking for innovations that can help them address two key design challenges: How can real-time control resources be e...; nmg Microcontroller MCU

Large-scale use of adder code optimization: I have just started working on FPGA. Recently, I need to write a Verilog code for a matched filter for PN code capture. As a result, I need to complete more than 500 additions and shifts within one cl...; MoQQ_Ares FPGA/CPLD

Buck high-side driver (PMOS): [i=s]This post was last edited by Buyixin on 2019-9-7 11:38[/i]Support the Master's Observation Room, I'm just posting this, does this picture meet the requirements of this section? Tianxj01, a netize...; 不亦心 Circuit Observation Room

[Synopsys IP Resources] Selecting Memory IP and Architecture for AI SoCs: The pace of advances in deep machine learning (ML) and artificial intelligence (AI) is transforming every aspect of computing, from hardware architecture to software to chip manufacturing and system p...; arui1999 Integrated technical exchanges

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components