EEWORLDEEWORLDEEWORLD

Part Number

Search

849N212CKI-006LF

Description
Clock Synthesizer / Jitter Cleaner Frequency Translator IC
Categorysemiconductor    Analog mixed-signal IC   
File Size693KB,38 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric Compare View All

849N212CKI-006LF Online Shopping

Suppliers Part Number Price MOQ In stock  
849N212CKI-006LF - - View Buy Now

849N212CKI-006LF Overview

Clock Synthesizer / Jitter Cleaner Frequency Translator IC

849N212CKI-006LF Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryClock Synthesizer / Jitter Cleaner
RoHSDetails
Number of Outputs2 Output
Output LevelLVCMOS, LVDS, LVPECL
Max Output Freq250 MHz
Input LevelHCSL, LVDS, LVHSTL, LVPECL
Maximum Input Frequency710 MHz
Supply Voltage - Max3.465 V
Supply Voltage - Min3.135 V
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseVFQFN-40
PackagingTray
Operating Supply Current280 mA
Factory Pack Quantity490
FemtoClock® NG Universal Frequency
Translator
General Description
The ICS849N212I is a highly flexible FemtoClock® NG general
purpose, low phase noise Frequency Translator / Synthesizer with
alarm and monitoring functions suitable for networking and
communications applications. It is able to generate any output
frequency in the 1MHz - 250MHz range (see Table 3 for details). A
wide range of input reference clocks and a range of low-cost
fundamental mode crystal frequencies may be used as the source
for the output frequency.
The ICS849N212I has three operating modes to support a very
broad spectrum of applications:
1) Frequency Synthesizer
ICS849N212I
DATA SHEET
Features
Fourth generation FemtoClock® NG technology
Universal Frequency Translator/Frequency Synthesizer
Two outputs
One programmable as LVPECL or LVDS
One LVCMOS
Both outputs may be set to use 2.5V or 3.3V output levels
Programmable output frequency: 1.0MHz to 250MHz
Two differential inputs support the following input types: LVPECL,
LVDS, LVHSTL, HCSL
Input frequency range: 8kHz - 710MHz
Crystal input frequency range: 16MHz - 40MHz
Two factory-set register configurations for power-up default state
Synthesizes output frequencies from a 16MHz - 40MHz
fundamental mode crystal.
Fractional feedback division is used, so there are no
requirements for any specific crystal frequency to produce the
desired output frequency with a high degree of accuracy.
Applications: PCI Express, Computing, General Purpose
Translates any input clock in the 16MHz - 710MHz frequency
range into any supported output frequency.
This mode has a high PLL loop bandwidth in order to track input
reference changes, such as Spread-Spectrum Clock
modulation, so it will not attenuate much jitter on the input
reference.
Applications: Networking & Communications.
Translates any input clock in the 8kHz - 710MHz frequency
range into any supported output frequency.
This mode supports PLL loop bandwidths in the 10Hz - 580Hz
range and makes use of an external crystal to provide
significant jitter attenuation.
2) High-Bandwidth Frequency Translator
Power-up default configuration pin or register selectable
Configurations customized via One-Time Programmable ROM
Settings may be overwritten after power-up via I
2
C
I
2
C Serial interface for register programming
RMS phase jitter at 125MHz, using a 40MHz crystal
(12kHz - 20MHz): 558fs (typical), Low Bandwidth Mode (FracN)
RMS phase jitter at 125MHz, using a 100MHz input clock
(12kHz - 20MHz): 388fs (typical), High Bandwidth Mode
(Integer FB)
Output supply voltage modes:
V
CC
/V
CCA
/V
CCO
3.3V/3.3V/3.3V
3.3V/3.3V/2.5V (LVPECL only)
2.5V/2.5V/2.5V
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
3) Low-Bandwidth Frequency Translator
This device provides two factory-programmed default power-up
configurations burned into One-Time Programmable (OTP) memory.
The configuration to be used is selected by the CONFIG pin. The two
configurations are specified by the customer and are programmed by
IDT during the final test phase from an on-hand stock of blank
devices. The two configurations may be completely independent of
one another.
One usage example might be to install the device on a line card with
two optional daughter cards: an OC-3 option (configuration 0)
requiring a 155.52MHz LVDS clock translated from a 19.44MHz input
and a Gigabit Ethernet option (configuration 1) requiring a 125MHz
LVPECL clock translated from the same 19.44MHz input reference.
To implement other configurations, these power-up default settings
can be overwritten after power-up using the I
2
C interface and the
device can be completely reconfigured. However, these settings
would have to be re-written each time the device powers-up.
Pin Assignment
XTALBAD
CLK1BAD
CLK_ACTIVE
HOLDOVER
CLK0BAD
V
CCA
LF1
LF0
V
EE
XTAL_IN
XTAL_OUT
V
CC
CLK_SEL
CLK0
nCLK0
V
CC
V
EE
CLK1
nCLK1
1
2
3
4
5
6
7
8
9
10
40 39 38 37 36 35 34 33 32 31
30
29
nc
LOCK_IND
V
CC
OE0
Q0
nQ0
V
CCO
Q1
V
EE
OE1
V
EE
ICS849N212I
40 Lead VFQFN
6mm x 6mm x 0.925mm
K Package
Top View
28
27
26
25
24
23
22
21
11 12 13 14 15 16 17 18 19 20
CONFIG
S_A1
S_A0
nc
PLL_BYPASS
SDATA
V
CC
nc
SCLK
nc
ICS849N212CKI REVISION B NOVEMBER 19, 2012
1
©2012 Integrated Device Technology, Inc.

849N212CKI-006LF Related Products

849N212CKI-006LF 849N212CKI-010LFT 849N212CKI-004LFT 849N212CKI-999LFT 849N212CKI-005LFT 849N212CKI-007LF 849N212CKI-999LF 849N212CKI-005LF
Description Clock Synthesizer / Jitter Cleaner Frequency Translator IC Clock Synthesizer / Jitter Cleaner FemtoClock UFT 2 Output 250MHz Clock Synthesizer / Jitter Cleaner Frequency Translator IC Clock Synthesizer / Jitter Cleaner Frequency Translator IC Clock Synthesizer / Jitter Cleaner Frequency Translator IC Clock Synthesizer / Jitter Cleaner Frequency Translator IC Clock Synthesizer / Jitter Cleaner Frequency Translator IC Clock Synthesizer / Jitter Cleaner Frequency Translator IC
Product Attribute Attribute Value Attribute Value Attribute Value Attribute Value Attribute Value Attribute Value Attribute Value Attribute Value
Manufacturer IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Product Category Clock Synthesizer / Jitter Cleaner Clock Synthesizer / Jitter Cleaner Clock Synthesizer / Jitter Cleaner Clock Synthesizer / Jitter Cleaner Clock Synthesizer / Jitter Cleaner Clock Synthesizer / Jitter Cleaner Clock Synthesizer / Jitter Cleaner Clock Synthesizer / Jitter Cleaner
RoHS Details Details Details Details Details Details Details Details
Packaging Tray Reel Reel Reel Reel Tray Tray Tray
Factory Pack Quantity 490 5000 1000 5000 5000 490 490 490
Number of Outputs 2 Output - 2 Output 2 Output 2 Output 2 Output 2 Output 2 Output
Output Level LVCMOS, LVDS, LVPECL - LVCMOS, LVDS, LVPECL LVCMOS, LVDS, LVPECL LVCMOS, LVDS, LVPECL LVCMOS, LVDS, LVPECL LVCMOS, LVDS, LVPECL LVCMOS, LVDS, LVPECL
Max Output Freq 250 MHz - 250 MHz 250 MHz 250 MHz 250 MHz 250 MHz 250 MHz
Input Level HCSL, LVDS, LVHSTL, LVPECL - HCSL, LVDS, LVHSTL, LVPECL HCSL, LVDS, LVHSTL, LVPECL HCSL, LVDS, LVHSTL, LVPECL HCSL, LVDS, LVHSTL, LVPECL HCSL, LVDS, LVHSTL, LVPECL HCSL, LVDS, LVHSTL, LVPECL
Maximum Input Frequency 710 MHz - 710 MHz 710 MHz 710 MHz 710 MHz 710 MHz 710 MHz
Supply Voltage - Max 3.465 V - 3.465 V 3.465 V 3.465 V 3.465 V 3.465 V 3.465 V
Supply Voltage - Min 3.135 V - 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V
Minimum Operating Temperature - 40 C - - 40 C - 40 C - 40 C - 40 C - 40 C - 40 C
Maximum Operating Temperature + 85 C - + 85 C + 85 C + 85 C + 85 C + 85 C + 85 C
Mounting Style SMD/SMT - SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT
Package / Case VFQFN-40 - VFQFN-40 VFQFN-40 VFQFN-40 VFQFN-40 VFQFN-40 VFQFN-40
Operating Supply Current 280 mA - 280 mA 280 mA 280 mA 280 mA 280 mA 280 mA
[MSP430 Sharing] MSP430 Learning Experience 2---Clock
MSP430 Learning Experience 2---ClockClock initialization and GPIO Overview: The purpose of this lab is to understand the steps used to perform the initialization process for an MSP430 Value Line devic...
hangsky Microcontroller MCU
nrf51822 Apple device cannot be searched
Hardware platform: NRF51822 Protocol stack: s110_nrf51822_6.0.0-5.beta_softdevice Application layer: serial port transparent transmission Apple device: IOS11.4.1 Question: The Bluetooth device can be ...
hkh347710 RF/Wirelessly
ccsv5.4 cannot be downloaded, how to solve it
I hope you can help me...
zbq Microcontroller MCU
When making an spi bootloader, how do I write the values of OTPkey and OTPbmode?
Urgent, experts please help me...
zhenghuaqwe Microcontroller MCU
WM and CE time slice size
I would like to ask you: What is the default time slice size for Windows Mobile? What is the default time slice size for Windows CE?...
lq999jacky Embedded System
Regarding the issue of preemption, please give me some answers, thank you!
This is how I understand it: Preemption is achieved through interrupts, which may wake up other high-priority tasks, and only when the interrupt returns will it look for other higher-priority tasks, s...
lwhay Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2865  2500  15  1945  733  58  51  1  40  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号