EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGXEA3H2F35C3N

Description
FPGA - Field Programmable Gate Array FPGA - Stratix V GX 957 LABS 432 IOs
Categorysemiconductor    Programmable logic devices   
File Size812KB,23 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Environmental Compliance
Download Datasheet Parametric View All

5SGXEA3H2F35C3N Online Shopping

Suppliers Part Number Price MOQ In stock  
5SGXEA3H2F35C3N - - View Buy Now

5SGXEA3H2F35C3N Overview

FPGA - Field Programmable Gate Array FPGA - Stratix V GX 957 LABS 432 IOs

5SGXEA3H2F35C3N Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIntel
Product CategoryFPGA - Field Programmable Gate Array
Shipping RestrictionsThis product may require additional documentation to export from the United States.
RoHSDetails
ProductStratix V GX
Number of Logic Elements340000
Number of Logic Array Blocks - LABs128300
Number of I/Os432 I/O
Operating Supply Voltage850 mV
Minimum Operating Temperature0 C
Maximum Operating Temperature+ 70 C
Mounting StyleSMD/SMT
Package / CaseFBGA-1152
PackagingTray
Data Rate14.1 Gb/s
Embedded Block RAM - EBR3.92 Mbit
Moisture SensitiveYes
Number of Transceivers24 Transceiver
Factory Pack Quantity24
Total Memory22.92 Mbit
2015.10.01
Stratix V Device Overview
Subscribe
Send Feedback
SV51001
Altera’s 28-nm Stratix
®
V FPGAs include innovations such as an enhanced core architecture, integrated
transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual
property (IP) blocks.
With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices optimized for:
• Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
) Gen3
• Data-intensive applications for 40G/100G and beyond
• High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of
applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-
risk, low-cost path to HardCopy
®
V ASICs.
Related Information
Stratix V Device Handbook: Known Issues
Lists the planned updates to the
Stratix V Device Handbook
chapters.
Stratix V Family Variants
The Stratix V device family contains the GT, GX, GS, and E variants.
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications
that require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communica‐
tions systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and
GX channels, respectively.
Stratix V GX
devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These
transceivers also support backplane and optical interface applications. These devices are optimized for
high-performance, high-bandwidth applications such as 40G/100G optical transport, packet processing,
and traffic management found in wireline, military communications, and network test equipment
markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18
or 1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps
data rate capability. These transceivers also support backplane and optical interface applications. These
devices are optimized for transceiver-based DSP-centric applications found in wireline, military,
broadcast, and high-performance computing markets.
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
©
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
I would like to ask the moderator about the timing calculation of FSMC.
I read AN2784, which is about the timing calculation of NOR FLASH, as shown in the figure. I don't understand how the address setup time, address hold time, and data setup time are calculated.Accordin...
workinchina stm32/stm8
Can the implementation of multitasking in vworks be initiated from multiple files?
Because there are many modules in the design, some modules have task initiation. Some modules only have function calls, and the debugging in vxSIM cannot proceed smoothly. Can anyone give me some advi...
clwzqq Embedded System
Instructions for using the paper template
[i=s]This post was last edited by paulhyde on 2014-9-15 09:17[/i] Instructions for using the paper body template...
renchunyan Electronics Design Contest
Why is the efficiency higher after adding a power supply?
Why is the efficiency higher after adding a power supply?eeworldpostqq...
chilezhima Power technology
16-bit CRC check principle and algorithm analysis
[size=4]Here, we will not discuss the error correction principle of CRC and why we should choose the generating polynomial mentioned below. We will only give a more detailed explanation on how to obta...
Aguilera DSP and ARM Processors
Solving basic problems
How to set sci-a startup in ccssetup without dsp emulator, serial port burning program, please help...
renyaodong Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1731  1794  1806  2605  1130  35  37  53  23  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号