843021AGI-01LFT datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 843021AGI-01LFT

843021AGI-01LFT: DescriptionClock Generators & Support Products FemtoClock Crystal 3.3V,2.5V LVPECL; CategoryThe embedded processor and controller Microcontrollers and processors; File Size227KB，16 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

843021AGI-01LFT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	843021AGI-01LFT	-	-	View	Buy Now

843021AGI-01LFT Overview

Clock Generators & Support Products FemtoClock Crystal 3.3V,2.5V LVPECL

843021AGI-01LFT Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	TSSOP
package instruction	4.40 X 3 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-8
Contacts	8
Manufacturer packaging code	PGG8
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	CAN ALSO OPERATES AT 3.3V
JESD-30 code	R-PDSO-G8
JESD-609 code	e3
length	4.4 mm
Humidity sensitivity level	1
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	160 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
power supply	2.5/3.3 V
Master clock/crystal nominal frequency	25 MHz
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum slew rate	64 mA
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER
Base Number Matches	1

Preview

Download Datasheet

View All

FemtoClock

Crystal-to-3.3V, 2.5V

LVPECL Clock Generator

843021I-01

DATA SHEET

General Description

The 843021I-01 is a Gigabit Ethernet Clock Generator. The

843021I-01 uses a 25MHz crystal to synthesize 125MHz. The

843021I-01 has excellent phase jitter performance, over the

1.875MHz – 20MHz integration range. The 843021I-01 is packaged

in a small 8-pin TSSOP, making it ideal for use in systems with

limited board space.

Features

•

One differential 3.3V or 2.5V LVPECL output

Crystal oscillator interface designed for 25MHz,

18pF parallel resonant crystal

Output frequency range: 125MHz, using a 25MHz crystal

VCO range: 490MHz – 640MHz

RMS phase jitter @ 125MHz, using a 25MHz crystal

(1.875MHz – 20MHz): 0.41ps (typical)

Full 3.3V or 2.5V operating supply

-40°C to 85°C ambient operating temperature

Available in lead-free (RoHS 6) package

Block Diagram

Pullup

25MHz

Pin Assignment

XTAL_OUT

XTAL_IN

OSC

XTAL_OUT

Phase

Detector

VCO

÷4

(fixed)

÷20

(fixed)

843021I-01

8 Lead TSSOP

4.40mm x 3.0mm x 0.925mm package body

G Package

Top View

843021I-01 Rev A 9/25/15

843021AGI-01LFT Related Products

	843021AGI-01LFT
Description	Clock Generators & Support Products FemtoClock Crystal 3.3V,2.5V LVPECL
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	TSSOP
package instruction	4.40 X 3 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-8
Contacts	8
Manufacturer packaging code	PGG8
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	CAN ALSO OPERATES AT 3.3V
JESD-30 code	R-PDSO-G8
JESD-609 code	e3
length	4.4 mm
Humidity sensitivity level	1
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	160 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
power supply	2.5/3.3 V
Master clock/crystal nominal frequency	25 MHz
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum slew rate	64 mA
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER
Base Number Matches	1

Recommended Resources

Three configuration circuits of field effect transistor b

Current negative feedback DC power amplifier

8W pure class A tube power amplifier circuit

Low brightness measurement circuit

Zero-drift inverting amplifier circuit

DS2438 is used to measure power battery pack circuit diagram

Experience sharing: I studied the Stellaris data book carefully over the weekend and finally learned how to use external SDRAM: I studied the data book carefully over the weekend, understood and comprehended the clues in it, and finally found the answer.Afterwards, I felt that the answer was very simple, because people who mig...; zhdphao Microcontroller MCU

[ST Motor Kit Review] III. Advanced Tasks and Default Tasks: [i=s]This post was last edited by whoislj on 2018-6-25 10:02[/i] [size=4]Thanks to ST and EEworld for allowing me to participate in the evaluation of the motor kit. This post mainly talks about the di...; whoislj stm32/stm8

SDRAM VHDL, Verilog IP core with description: Absolutely practical SDRAM controller code...; wenhuawu FPGA/CPLD

Interrupt handling: I have roughly understood the principle and processing flow, but can anyone give me a specific process? That is, how can I add my own interrupt in my system?...; 123000 Embedded System

Problems encountered during ads2020 installation: I had installed the 201601 version before, but the license was not usable, so I downloaded the ads2020 version from Teacher Wu Chuanbin. After installing it according to his tutorial, I couldn't open ...; EvanF RF/Wirelessly

The main process of designing circuits using high-level languages: When designing circuits with high-level languages, the main process is as follows: VHDL stands for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language. Translated into Chinese, it...; settleinsh FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components