EEWORLDEEWORLDEEWORLD

Part Number

Search

82V3155PVG

Description
Clock Generators & Support Products T1/E1/155MHZ WAN PLL
Categorylogic    logic   
File Size411KB,34 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric Compare View All

82V3155PVG Online Shopping

Suppliers Part Number Price MOQ In stock  
82V3155PVG - - View Buy Now

82V3155PVG Overview

Clock Generators & Support Products T1/E1/155MHZ WAN PLL

82V3155PVG Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeSSOP
package instructionSSOP,
Contacts56
Manufacturer packaging codePVG56
Reach Compliance Codecompliant
ECCN codeEAR99
series82V
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G56
JESD-609 codee3
length18.415 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Humidity sensitivity level1
Number of functions1
Number of inverted outputs5
Number of terminals56
Actual output times7
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height2.794 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width7.5 mm
Base Number Matches1
ENHANCED T1/E1/OC3 WAN PLL
WITH DUAL REFERENCE INPUTS
FEATURES
• Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum
3, Stratum 4 Enhanced and Stratum 4 clock, OC-3 port and
155.52 Mbit/s application
• Supports ITU-T G.813 Option 1 clocks
• Supports ITU-T G.812 Type IV clocks
• Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing
for E1 interface
• Selectable reference inputs: 8 kHz, 1.544 MHz, 2.048 MHz or
19.44 MHz
• Accepts two independent reference inputs which may have
same or different nominal frequencies applied to them
• Provides C1.5o,
C3o,
C2o,
C4o,
C6o, C8o,
C16o,
C19o,
C32o
and
C155 output clock signals
• Provides 7 types of 8 kHz framing pulses:
F0o,
F8o,
F16o,
F19o,F32o, RSP and TSP
82V3155
• Provides a C2/C1.5 output clock signal with the frequency
controlled by the selected reference input Fref0 or Fref1
• Holdover frequency accuracy of 0.025 ppm
• Phase slope of 5 ns per 125 µs
• Attenuates wander from 2.1 Hz
• Fast lock mode
• Provides Time Interval Error (TIE) correction
• MTIE of 600 ns
• JTAG boundary scan
• Holdover status indication
• Freerun status indication
• Normal status indication
• Lock status indication
• Input reference quality indication
• 3.3 V operation with 5 V tolerant I/O
• Package available: 56-pin SSOP (Green option available)
For functional replacement use 82P33714ANLG
FUNCTIONAL BLOCK DIAGRAM
TDO
TDI
OSCi
TCLR
RST
V
DDD
V
SS
V
DDD
V
SS
V
DDD
V
SS
V
DDA
V
SS
V
DDA
V
SS
C2/C1.5
TCK
TMS
TRST
Fref0
Fref1
IN_sel
FLOCK
DPLL
JTAG
OSC
C32o
C19o
C155POS
C155NEG
TIE Control
Block
Virtual
Reference
Reference Input
Switch
C16o
C8o
C4o
C2o
C3o
C1.5o
C6o
F0o
F8o
F16o
F19o
F32o
RSP
TSP
LOCK
Frequency
Select Circuit 0
MON_out0
Reference Input
Monitor 0
Reference Input
Monitor 1
Feedback Signal
MON_out1
Invalid Input
Signal Detection
F0_sel0
F0_sel1
State Control Circuit
Frequency
Select Circuit 1
F1_sel0
F1_sel1
TIE_en MODE_sel1 MODE_sel0 Normal Holdover Freerun
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.
1
2017 Integrated Device Technology, Inc.
January 11, 2017
DSC-6244/3

82V3155PVG Related Products

82V3155PVG 82V3155PVG8
Description Clock Generators & Support Products T1/E1/155MHZ WAN PLL Clock Generators & Support Products T1/E1/155MHZ WAN PLL
Brand Name Integrated Device Technology Integrated Device Technology
Is it lead-free? Lead free Lead free
Is it Rohs certified? conform to conform to
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code SSOP SSOP
package instruction SSOP, SSOP-56
Contacts 56 56
Manufacturer packaging code PVG56 PVG56
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
series 82V SSTU
Input adjustment STANDARD STANDARD
JESD-30 code R-PDSO-G56 R-PDSO-G56
JESD-609 code e3 e3
length 18.415 mm 18.415 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
Humidity sensitivity level 1 1
Number of functions 1 1
Number of inverted outputs 5 5
Number of terminals 56 56
Actual output times 7 7
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SSOP SSOP
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 260
Certification status Not Qualified Not Qualified
Maximum seat height 2.794 mm 2.794 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V
surface mount YES YES
Temperature level INDUSTRIAL INDUSTRIAL
Terminal surface Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed
Terminal form GULL WING GULL WING
Terminal pitch 0.635 mm 0.635 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature 30 30
width 7.5 mm 7.5 mm
Base Number Matches 1 1
Wince6 embedded pointer problem.
The embedded pointer processing of wince6 is really complicated. A set of APIs are added for marshall. The compilation is problematic after adding this set of APIs. Is there any way to avoid this set ...
fjfzpeggy Embedded System
An output pin always has no data?
always @ (posedge clk_50m or negedge rst_n)if (!rst_n) begincnt_f = 5'b0_0000;f1_r1 = 1'b0;f2_r1 = 1'b1;cnt_readout = 0;endelse if (cnt_shift_int || cnt_high_int) beginf1_r1 = 1'b1;f2_r1 = 1'b0;cnt_f ...
eeleader FPGA/CPLD
[RTT & Renesas High-Performance CPK-RA6M4] After adding a serial port to the automatically created project, the file board.h cannot be found
After RT-Thread automatically creates a project based on the development board, it compiles directly without errors. Uart0 is enabled in RTT Settings, g_uart0 is added in the graphical interface of FS...
kit7828 Renesas Electronics MCUs
Help: ARM label problem
$IF (EXTERNAL_MODE) CODE_BASE EQU 0x80000000 $ELSE CODE_BASE EQU 0x00000000 $ENDIF AREA STARTUPCODE, CODE, AT CODE_BASE // READONLY, ALIGN=4 PUBLIC __startup EXTERN CODE32 (?C?INIT) ;EXTERN CODE32 (ma...
img2007 ARM Technology
Digital and analog ground bridge
In many previous PCB designs, digital ground and analog ground are distinguished to reduce interference. Magnetic beads or 0R resistors are generally used to bridge the two. Recently, I saw a product ...
nllwlw PCB Design
Sinusoidal Control of PMSM Motors Using dsPIC30F DSC
This article describes a method for driving a sensored permanent magnet synchronous motor (PMSM) whose sinusoidal current is controlled by a digital signal controller dsPIC30F....
lorant Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2100  526  2713  2669  1394  43  11  55  54  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号