74ALVC164245DGG:51 datasheet, PDF

Datasheet> All Categories > logic> logic> 74ALVC164245DGG:51

74ALVC164245DGG:51: DescriptionBus Transceivers 16-BIT 5-3 V LEVEL SHFT XCVR 3; Categorylogic logic; File Size809KB，20 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74ALVC164245DGG:51 Overview

Bus Transceivers 16-BIT 5-3 V LEVEL SHFT XCVR 3

74ALVC164245DGG:51 Parametric

Parameter Name	Attribute value
Source Url Status Check Date	2013-06-14 00:00:00
Brand Name	NXP Semiconductor
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	TSSOP
package instruction	TSSOP, TSSOP48,.3,20
Contacts	48
Manufacturer packaging code	SOT362-1
Reach Compliance Code	compliant
Other features	DUAL SUPPLY TRANSLATING TRANSCEIVER; PORT A IS OPERATED AT VOLTAGE 1.5-3.6
Control type	COMMON CONTROL
Counting direction	BIDIRECTIONAL
series	ALVC/VCX/A
JESD-30 code	R-PDSO-G48
JESD-609 code	e4
length	12.5 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS TRANSCEIVER
MaximumI(ol)	0.024 A
Humidity sensitivity level	1
Number of digits	8
Number of functions	2
Number of ports	2
Number of terminals	48
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP48,.3,20
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TUBE
Peak Reflow Temperature (Celsius)	260
power supply	3.3,5 V
Prop。Delay @ Nom-Sup	7.5 ns
propagation delay (tpd)	6.7 ns
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
translate	3V & 5V
width	6.1 mm
Base Number Matches	1

Preview

Download Datasheet

View All

74ALVC164245

16-bit dual supply translating transceiver; 3-state

Rev. 8 — 15 March 2012

Product data sheet

1. General description

The 74ALVC164245 is a high-performance, low-power, low-voltage, Si-gate CMOS

device, superior to most advanced CMOS compatible TTL families.

The 74ALVC164245 is a 16-bit (dual octal) dual supply translating transceiver featuring

non-inverting 3-state bus compatible outputs in both send and receive directions. It is

designed to interface between a 3 V and 5 V bus in a mixed 3 V and 5 V supply

environment.

This device can be used as two 8-bit transceivers or one 16-bit transceiver.

The direction control inputs (1DIR and 2DIR) determine the direction of the data flow.

nDIR (active HIGH) enables data from nAn ports to nBn ports. nDIR (active LOW) enables

data from nBn ports to nAn ports. The output enable inputs (1OE and 2OE), when HIGH,

disable both nAn and nBn ports by placing them in a high-impedance OFF-state. Pins

nAn, nOE and nDIR are referenced to V

CC(A)

and pins nBn are referenced to V

CC(B)

In suspend mode, when one of the supply voltages is zero, there will be no current flow

from the non-zero supply towards the zero supply. The nAn-outputs must be set 3-state

and the voltage on the A-bus must be smaller than V

diode

(typical 0.7 V). V

CC(B)



CC(A)

(except in suspend mode).

2. Features and benefits



5 V tolerant inputs/outputs for interfacing with 5 V logic



Wide supply voltage range:



3 V port (V

CC(A)

): 1.5 V to 3.6 V



5 V port (V

CC(B)

): 1.5 V to 5.5 V



CMOS low power consumption



Direct interface with TTL levels



Control inputs voltage range from 2.7 V to 5.5 V



Inputs accept voltages up to 5.5 V



High-impedance outputs when V

CC(A)

or V

CC(B)

= 0 V



Complies with JEDEC standard JESD8-B/JESD36



ESD protection:



HBM JESD22-A114F exceeds 2000 V



MM JESD22-A115-A exceeds 200 V



Specified from

40 C

to +85

C

and

40 C

to +125

C

74ALVC164245DGG:51 Related Products

	74ALVC164245DGG:51	74ALVC164245BX,518	74ALVC164245DL,112
Description	Bus Transceivers 16-BIT 5-3 V LEVEL SHFT XCVR 3	Bus Transceivers 9.5ns 5.5V 1000mW	Bus Transceivers XCVR 16BIT LVL SHIFT 5-3V 3STATE
Brand Name	NXP Semiconductor	NXP Semiconductor	NXP Semiconductor
Is it Rohs certified?	conform to	conform to	conform to
Maker	NXP	NXP	NXP
Parts packaging code	TSSOP	QFN	SSOP
package instruction	TSSOP, TSSOP48,.3,20	HVBCC, LGA60,8X12,20	7.50 MM, PLASTIC, MO-118, SOT370-1, SSOP-48
Contacts	48	QFN	48
Manufacturer packaging code	SOT362-1	SOT1134-2	SOT370-1
Reach Compliance Code	compliant	compliant	compliant
Control type	COMMON CONTROL	COMMON CONTROL	COMMON CONTROL
Counting direction	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL
series	ALVC/VCX/A	ALVC/VCX/A	ALVC/VCX/A
JESD-30 code	R-PDSO-G48	R-PBCC-B60	R-PDSO-G48
JESD-609 code	e4	e3	e4
length	12.5 mm	6 mm	15.875 mm
Load capacitance (CL)	50 pF	50 pF	50 pF
Logic integrated circuit type	BUS TRANSCEIVER	BUS TRANSCEIVER	BUS TRANSCEIVER
MaximumI(ol)	0.024 A	0.024 A	0.024 A
Humidity sensitivity level	1	2	1
Number of digits	8	8	8
Number of functions	2	2	2
Number of ports	2	2	2
Number of terminals	48	60	48
Maximum operating temperature	85 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	HVBCC	SSOP
Encapsulate equivalent code	TSSOP48,.3,20	LGA60,8X12,20	SSOP48,.4
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, SHRINK PITCH
method of packing	TUBE	TAPE AND REEL	TUBE
Peak Reflow Temperature (Celsius)	260	NOT SPECIFIED	260
power supply	3.3,5 V	3.3,5 V	3.3,5 V
Prop。Delay @ Nom-Sup	7.5 ns	7.5 ns	7.5 ns
propagation delay (tpd)	6.7 ns	9.5 ns	9.5 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	0.5 mm	2.8 mm
Maximum supply voltage (Vsup)	5.5 V	3.6 V	5.5 V
Minimum supply voltage (Vsup)	1.5 V	1.5 V	2.7 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	MATTE TIN	NICKEL PALLADIUM GOLD
Terminal form	GULL WING	BUTT	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.635 mm
Terminal location	DUAL	BOTTOM	DUAL
Maximum time at peak reflow temperature	30	NOT SPECIFIED	30
translate	3V & 5V	3V & 5V	3V & 5V
width	6.1 mm	4 mm	7.5 mm
Base Number Matches	1	1	1
Other features	DUAL SUPPLY TRANSLATING TRANSCEIVER; PORT A IS OPERATED AT VOLTAGE 1.5-3.6	-	PORT A IS OPERATED AT VOLTAGE 1.5-3.6V
Nominal supply voltage (Vsup)	-	3.3 V	3.3 V

Recommended Resources

Module data experimental circuit diagram

Frequency doubler circuit diagram up to 1MHz

Telephone parallel extension security device circuit circuit diagram

10A output 1-5V low voltage high current converter

2～20MHz variable frequency transistor oscillator

6OXT(1.0) computer motherboard circuit diagram_24

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components