EEWORLDEEWORLDEEWORLD

Part Number

Search

82V3910AUG

Description
Clock Generators & Support Products SyncE SETS for 10 GbE and 40GbE
CategoryWireless rf/communication    Telecom circuit   
File Size178KB,13 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric Compare View All

82V3910AUG Online Shopping

Suppliers Part Number Price MOQ In stock  
82V3910AUG - - View Buy Now

82V3910AUG Overview

Clock Generators & Support Products SyncE SETS for 10 GbE and 40GbE

82V3910AUG Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeCABGA
package instructionBGA,
Contacts196
Manufacturer packaging codeAUG196
Reach Compliance Codecompliant
ECCN codeEAR99
Samacsys DescriptionCHIP ARRAY BGA 15.0 X 15.0 X 1.0 MM PIT
JESD-30 codeS-PBGA-B196
JESD-609 codee1
Humidity sensitivity level3
Number of functions1
Number of terminals196
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)260
Nominal supply voltage3.3 V
surface mountYES
Telecom integrated circuit typesTELECOM CIRCUIT
Temperature levelINDUSTRIAL
Terminal surfaceTIN SILVER COPPER
Terminal formBALL
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
Base Number Matches1
Synchronous Ethernet SETS
for 10GbE and 40GbE
FEATURES
HIGHLIGHTS
Jitter generation <0.3 ps RMS (10 kHz to 20 MHz), meets jitter gen-
eration requirements of leading PHYs supporting 10GBASE-R,
10GBASE-W, 40GBASE-R, OC-192 and STM-64
Features 0.5 mHz to 35 Hz bandwidth
Provides node clock for ITU-T G.8261/G.8262 Synchronous Ether-
net (SyncE)
Provides node clocks for Cellular and WLL base-station (GSM and
3G networks)
Provides clocks for DSL access concentrators (DSLAM), especially
for Japan TCM-ISDN network timing based ADSL equipments
Provides clocks for 1 Gigabit, 10 Gigabit, and 40 Gigabit Ethernet
Supports clock generation for IEEE-1588 applications
Provides an integrated solution for Synchronous Equipment Timing
Source, including Stratum 3, SMC, EEC-Option 1 and EEC-
Option 2 Clocks
Integrates T4 DPLL and T0 DPLL; T4 DPLL locks independently or
locks to T0 DPLL
Supports programmable DPLL bandwidth (0.5 mHz to 35 Hz) and
damping factor (1.2 to 20 in 5 steps)
Supports 1.1X10
-5
ppm absolute holdover accuracy and
4.4X10
-8
ppm instantaneous holdover accuracy
Supports hitless reference switching to minimize phase transients
on T0 DPLL output to be no more than 0.61 ns
Integrates 2 jitter attenuating APLLs to generate ultra-low jitter
clocks
Supports 3 clock modes: SONET, Ethernet, and Ethernet LAN-
PHY
Supports up to two crystal connections, allowing each APLL to
support up to two modes of operation
Supports input and output clocks whose frequencies range from
1PPS to 644.53125 MHz
Includes 1PPS clock input and output
Provides
IN1
and
IN2
for
64 kHz + 8 kHz
or
64 kHz + 8 kHz + 0.4 kHz composite clocks
Provides IN3, IN4, IN7~IN14 input CMOS clocks whose frequen-
cies range from 1PPS to 156.25 MHz
Provides IN5 and IN6 input differential clocks whose frequencies
range from 1PPS to 625 MHz
IDT82V3910
Short Form Datasheet
MAIN FEATURES
Provides OUT1 to OUT5 output CMOS clocks whose frequency
cover from 1PPS to 125 MHz
Provides OUT6,OUT7,OUT10 and OUT11 output differential
clocks whose frequency cover from 25 MHz to 644.53125 MHz
Provides OUT8 for composite clocks and OUT9 for 1.544 MHz/
2.048 MHz (BITS/SSU)
Provides output clocks for BITS, GPS, 3G, GSM, etc.
Provides a 1PPS, 2 kHz, 4 kHz, or 8 kHz frame sync input signal,
and a 1PPS, 2 kHz or 8 kHz frame sync output signal
Internal DCO can be controlled by an external processor to be used
for IEEE-1588 clock generation
Supports programmable input-to-output phase offset adjustment
Limits the phase and frequency offset of the outputs
Supports Forced or Automatic operating mode switch controlled by
an internal state machine. Automatic mode switch supports Free-
Run, Locked and Holdover modes
Supports manual and automatic selected input clock switch
Supports automatic hitless selected input clock switch on clock fail-
ure
Supports three types of input clock sources: recovered clock from
STM-N or OC-n, PDH network synchronization timing and external
synchronization reference timing
Supports AMI, LVPECL/LVDS and CMOS input/output technologies
Supports Master/Slave application (two chips used together) to
enable system protection against single chip failure
Supports Telcordia GR-1244-CORE, Telcordia GR-253-CORE,
ITU-T G.812, ITU-T G.8262, ITU-T G.813 and ITU-T G.783 Recom-
mendations
I2C Microprocessor interface
IEEE 1149.1 JTAG Boundary Scan
Single 3.3 V operation with 5 V tolerant CMOS I/Os
1mm ball pitch CABGA green package
SMC / SEC (SONET / SDH equipment)
EEC (Synchronous Ethernet equipment)
Core and access IP switches / routers
Gigabit and Terabit IP switches / routers
Cellular and WLL base-station node clocks
Broadband and multi-service access equipment
OTHER FEATURES
APPLICATIONS
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.
1
2013 Integrated Device Technology, Inc.
July 1, 2013
DSC-7238/-

82V3910AUG Related Products

82V3910AUG 82V3910AUG8
Description Clock Generators & Support Products SyncE SETS for 10 GbE and 40GbE Clock Generators & Support Products SyncE SETS for 10 GbE and 40GbE
How the cleaning robot Roomba works
Preface: Dust-cleaning robots have been around for many years, and there are many models on the market, ranging from more than 1,000 yuan to more than 12,000 yuan. Of course, there are many different ...
gauson Robotics Development
msp430F5529 driver installation
How to solve this problem? Thanks...
lairanxi Microcontroller MCU
Some tips for interviewing new embedded system users
[color=#333333][font="][size=14px]Many novices have mastered the theoretical knowledge of embedded systems and are eager to enter the society and achieve some project results. Let's not talk about the...
苳天里的一把火 Linux and Android
Cannot download CCS from TI
After registration is complete, click Download CCS to fill in relevant information. After filling in, click Submit and it will result in 404 [b] The page does not exist or has been deleted [/b]...
shun060527 Microcontroller MCU
Regarding the VLOCLK frequency issue, please help
I want to know the frequency of VLO, so I use a very simple program to set P1.0 to ACLK output. The book says that ACLK uses LFXT1, so I set LFXT1 to VLO. The logic should be fine, right? Now the freq...
挨紧 Microcontroller MCU
How can I get the output of Windbg (without logging)?
I want to write an extension to analyze the output results of Windbg, hoping that the output results can be intercepted before they are printed to the windbg window and log file. I looked at the outpu...
iceflasher Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 9  382  793  1711  121  1  8  16  35  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号